4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors

ABSTRACT

We present a novel temperature/leakage sensor, developed for high-speed, low-power, monitoring of processors and complex VLSI chips. The innovative idea is the use of 4T SRAM cells to measure on-chip temperature and leakage.Using the dependence of leakage currents to temperature, we measure varying decay (discharge) times of the 4T cell at different temperatures. Thus, decaying 4T sensors provide a digital pulse whose frequency depends on temperature. Because of the sensors' very small size, we can easily embed them in many structures thus obtaining both redundancy and a fine-grain thermal picture of the chip. A significant advantage of our sensor design is that it is insensitive to process variations at high temperatures. It is also relatively robust to noise. We propose mechanisms to measure temperature that exploit the sensor's small size and speed to increase measurement reliability. Decaying 4T sensors also provide a measurement of the level of leakage at their sensing area, allowing us to adjust leakage-control policies. Our 4T sensors are significantly smaller, faster, more reliable, and power efficient compared to the best previously proposed designs enabling new approaches to architectural-level thermal and leakage management.

REFERENCES

• 1: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 2: Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
• 3: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 4: A. Bakker, J. Huijsing "High-Accuracy CMOS Smart Temperature Sensors." Kluwer Academic Publishers, Boston.
• 5: CMOS Differential and Absolute Thermal Sensors, Proceedings of the Seventh International On-Line Testing Workshop, p.127, July 09-11, 2001
• 6: Vladimir Székely , Cs. Márta , Zs. Kohári , Márta Rencz, CMOS sensors for on-line thermal monitoring of VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.3, p.270-276, Sept. 1997 [doi>10.1109/92.609869 ]
• 7: G.M. Quenot, N. Paris, and B. Zavidovique "A temperature and voltage measurement cell for VLSI circuits." In Proc. Euro-Asic '91. pp. 334--338, 1991.
• 8: K. Arabi and B. Kaminska "Built-in temperature and current sensors for on-line oscillation testing." In Proc. 2nd IEEE Int. On-line Testing Workshop, July 1996.
• 9: Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566426]
• 10: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564 ]
• 11: Weidong Liu, et al. "BSIM3v3.2 MOSFET Model User's Manual," Dept. of EE and CS, U.C. Berkeley.
• 12: Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, p.148, May 25-29, 2002, Anchorage, Alaska
• 13: Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344526]
• 14: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 15: Philo Juang , Phil Diodato , Stefanos Kaxiras , Kevin Skadron , Zhigang Hu , Margaret Martonosi , Douglas W. Clark, Implementing Decay Techniques using 4T Quasi-Static Memory Cells, IEEE Computer Architecture Letters, v.1 n.1, p.10, January 2006 [doi>10.1109/L-CA.2002.5]
• 16: Transmeta Corporation Demonstrates New Technique To Control Transistor Leakage, http://investor.transmeta.com/news/20031014-119967.cfm

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Measurement

Keywords:
4T SRAM, architecture, leakage, sensor, temperature