Microarchitectural power modeling techniques for deep sub-micron microprocessors

ABSTRACT

The need to perform early design studies that combine architectural simulation with power estimation has become critical as power has become a design constraint whose importance has moved to the fore. To satisfy this demand several microarchitectural power simulators have been developed around SimpleScalar, a widely used microarchitectural performance simulator. They have proven to be very useful at providing insights into power/performance trade-offs. However, they are neither parameterized nor technology scalable. In this paper, we propose more accurate parameterized power modeling techniques reflecting the actual technology parameters as well as input switching-events for memory and execution units. Compared to HSPICE, the proposed techniques show 93% and 91% accuracies for those blocks, but with a much faster simulation time. We also propose a more realistic power modeling technique for external I/O. In general, our approach includes more detailed microarchitectural and circuit modeling than has been the case in earlier simulators, without incurring a significant simulation time overhead--it can be as small as a few percent.

REFERENCES

• 1: Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001 [doi>10.1109/2.917539 ]
• 2: Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003 [doi>10.1109/MC.2003.1250885]
• 3: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 4: N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
• 5: G. Cai et al., "Architectural Level Power/Performance Optimization and Dynamic Power Estimation," Cool Chips Tutorial in conjunction with the 32nd Int. Symp. on Microarchitecture, Nov 1999.
• 6: S. Wilton et al., "An Enhanced Access and Cycle Time Model for On-Chip Caches," Western Research Laboratory Research Report 93/5, July 1993.
• 7: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Energy characterization based on clustering, Proceedings of the 33rd annual conference on Design automation, p.702-707, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240651]
• 8: Nam Sung Kim, T. Austin, T. Mudge, D. Grunwald, "Challenges for Architectural Level Power Modeling in Power Aware Computing," Kluwer Academic Publishers, Boston, MA, 2001.
• 9: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917 ]
• 10: Bibiche Geuskens , Kenneth Rose, Modeling microprocessor performance, Kluwer Academic Publishers, Norwell, MA, 1998
• 11: The MOSIS Service. http://www.mosis.com.
• 12: P. E. Landman et al., "Activity-Sensitive Architectural Power Analysis," IEEE Transaction on CAD of Integrated Circuit and Systems, Vol. 15, No. 6, June 1996.
• 13: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219 ]
• 14: Z. Brazilai et al., "HSS: A High-Speed Simulator," IEEE Trans. on CAD/ICAS, July 1987.
• 15: L.-T. Wang , N. E. Hoover , E. H. Porter , J. J. Zasio, SSIM: a software levelized compiled-code simulator, Proceedings of the 24th ACM/IEEE conference on Design automation, p.2-8, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37889]
• 16: Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual conference on Design automation, p.726-731, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277226]
• 17: J. Montanaro, et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE Journal of Solid-State Circuits, Vol 31, Nov 1996.
• 18: K. Roy and S. Prasad, "Low-Power CMOS VLSI Circuit Design," Wiley Interscience publication, 2000.
• 19: M. R. Guthaus et al., "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. IEEE 4th Annual Workshop on Workload Characterization, Dec. 2001.
• 20: Standard Performance Evaluation Corporation. http://www.specbench.org.
• 21: Intel 875 Chipset Datasheet -- Platform Design Guide, ftp://download.intel.com/design/chipsets/datashts/25252703.pdf.
• 22: Microstrip Impedance Calculator, http://www.emclab.umr.edu/pcbtlc2/microstrip.html
• 23: Intel 875 Chipset Datasheet, ftp://download.intel.com/design/chipsets/datashts/25252501.pdf.
• 24: A.bdellatif Bellaouar , Mohamed I. Elmasry , Jonathan Allen, Low-Power Digital VLSI Design Circuits and Systems, Kluwer Academic Publishers, Norwell, MA, 1995
• 25: Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313860]
• 26: R. Preston et al, "Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading, ISSCC Digest and Visuals Supplements, Feb. 2002.
• 27: M. S. Hrishikesh , Doug Burger , Norman P. Jouppi , Stephen W. Keckler , Keith I. Farkas , Premkishore Shivakumar, The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays, Proceedings of the 29th annual international symposium on Computer architecture, p.14, May 25-29, 2002, Anchorage, Alaska
• 28: S. Manne et al., "An Industrial Perspective on Low Power Processor Design," Cool Chips Tutorial in conjunction with the 32nd Int. Symp. on Microarchitecture, Nov 1999.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation; Layout

General Terms:
Design, Performance

Keywords:
deep sub-micron, power modeling