skip to main content
10.5555/1015090.1015210acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Memory access driven storage assignment for variables in embedded system design

Published: 27 January 2004 Publication History

Abstract

It has been reported and verified in many design experiences that a judicious utilization of the page/burst access modes supported by DRAMs contributes a great reduction in not only the DRAM access latency but also DRAM's energy consumption. Recently, researchers showed that a careful arrangment of data variables in memory directly leads to a maximum utilization of the page/burst access modes for the variable accesses, but unfortunately, found that the problems are not tractable, consequently, resorting to simple (e.g., greedy) heuristic solutions to the problems. In this paper, to improve the quality of existing solutions, we propose a new storage assignement technique, called zone_alignment, for variables, which effectively exploits an efficient 0-1 ILP formulation and the temporal locality of variables' accesses in code.

References

[1]
P. R. Panda et al., "Exploiting Off-Chip Memory Access Modes in High-Level Synthesis," ICCAD, 1997.
[2]
P. R. Panda e al., "Memory Data Organization for Improved Cache Performance in Embedded Processor Applications," ACM TODAES, 1997.
[3]
N. D. Dutt, "Memory Organization and Exploration for Embedded Systems-on-Silicon," Inter. Conf. on VLSI and CAD, 1997.
[4]
IBM, "IBM Cu-11 Embedded DRAM Macro," http://www-3.ibm.com/chips/techlib/techlib.nsf/techdocs/4CBB96F927E2D6D6D287256B98004E1D98/$file/Cu11_embedded_DRAM.10.pdf, 2002.
[5]
Fujitsu, "CS70DL Embedded DRAM," http://www.fme.fujitsu.com/products/asic/pdf/CS70DLFS.pdf, 1999.
[6]
A. Khare et al., "High-Level Synthesis with Synchronous and RAMBUS DRAMs," SASIMI, 1998.
[7]
P. Grun et al., "Memory Aware Compilation Through Accurate Timing Extraction," DAC, 2000.
[8]
P. Grun et al., "APEX: Access Pattern Based Memory Architecture Exploration," ISSS, 2001.
[9]
K. Ayukawa et al., "An Access Sequence Control Scheme to Enhance Random-Access Performance of Embedded DRAMs," IEEE JSSC, 1998.
[10]
S. Hettiaratchi et al., "Energy Efficient Address Assignment Through Minimized memory Row Switching," ICCAD, 2002.
[11]
Y. Choi and T. Kim, "Memory Layout Techniques for Variables Utilizing Efficient DRAM Access Modes," DAC, 2003.
[12]
V. Zivojnovic, et al., "Dspstone: A DSP-oriented Benchmarking Methodology," International Conference on Signal Processing Applications and Technology, 1994.
[13]
"Benchmark Archives at CBL," http://www.cbl.ncsu.edu/CBL_Docs/Bench.html
[14]
W. H. Press, et al. (Editors), Numerical Recipes in C: The Art of Scientific Computing, Cambridge University Press, pp. 152, 154--155, 1993.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference
January 2004
957 pages
ISBN:0780381750

Sponsors

Publisher

IEEE Press

Publication History

Published: 27 January 2004

Check for updates

Qualifiers

  • Article

Conference

ASPDAC04
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 154
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media