skip to main content
10.5555/1015090.1015275acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Timing-constrained congestion-driven global routing

Published:27 January 2004Publication History

ABSTRACT

It is well known that congestion control becomes more and more important in modern grid-based routing process. In this paper, a timing-constrained congestion-driven global routing approach is proposed to obtain initial congestion-driven global routing result without destroying the timing constraint of any routing net, and a post-processing simulated-annealing-based rip-up-and-reroute improvement is proposed to release the congestion of the grid edges. As mentioned in experimental results, the proposed TCGR+STRR algorithm can obtain near 100% global routability in congestion control for the tested benchmark circuits.

References

  1. D. Wang and E. S. Kuh, "Performance-driven interconnect global routing," Great Lake Symp. VLSI, pp. 132--136, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. J. Huang, X. L. Hong, C. K. Cheng, and E. S. Kuh, "An efficient timing-driven global routing algorithm," ACM/IEEE Design Automation Conf., pp. 596--600, 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. X. Hong, T. Xue, J. Huang, C. K. Cheng, and E. S. Kuh, "TIGER: An efficient timing-driven global router for gate array and standard cell layout design," IEEE Trans. Computer-Aided Design, Vol. 16, pp. 1323--1331, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. J. Cong and P. H. Madden, "Performance-driven global routing for standard cell design," ACM Int. Symp. Phys. Design, pp. 73--80, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. J. Cong and P. H. Madden, "Performance driven multi-layer general area routing for PCB/MCM designs," ACM/IEEE Design Automation Conference, pp. 356--361, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. K. Zhu, Y. W. Chang, and D. F. Wong, "Timing-driven routing for symmetrical-array-based FPGAs," IEEE Int. Conf. Computer Design, pp. 628--633, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. J. Hu and S. S. Sapatnekar, "A timing-constrained simultaneous global routing algorithm," IEEE Trans. Computer-Aided Design, Vol. 21, pp. 1025--1036, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. H. Hou, J. Hu, and S. S. Sapatnekar, "Non-Hanan routing," IEEE Trans. Computer-Aided Design, Vol. 18, pp. 436--444, 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference
    January 2004
    957 pages
    ISBN:0780381750

    Publisher

    IEEE Press

    Publication History

    • Published: 27 January 2004

    Check for updates

    Qualifiers

    • Article

    Acceptance Rates

    Overall Acceptance Rate466of1,454submissions,32%

    Upcoming Conference

    ASPDAC '25

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader