RTL power estimation and optimization
Abstract
Recommendations
Clock-tree power optimization based on RTL clock-gating
DAC '03: Proceedings of the 40th annual Design Automation ConferenceAs power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing clock power based on clock gating. We present a methodology that, starting ...
RTL-Aware Cycle-Accurate Functional Power Estimation
Most methods for hardware power estimation operate at the register-transfer level (RTL) or lower levels of design abstraction. Since cycle-accurate functional descriptions (CAFDs) are being widely adopted in integrated circuit (IC) design flows, power ...
RTL Power Optimization with Gate-Level Accuracy
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided designTraditional RTL power optimization techniques committransformations at the RTL based on the estimation of area, delayand power. However, because of inadequate power and delayinformation, the power optimization transformations applied atthe RTL may cause ...
Comments
Information & Contributors
Information
Published In
![cover image ACM Conferences](/cms/asset/664db519-719a-433b-8cb1-5880876eb0d6/1016568.cover.jpg)
- General Chair:
- Edna Natividade da Silva Barros,
- Program Chairs:
- Flàvio Rech Wagner,
- Luigi Carro,
- Franz Josef Rammig
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 200Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in