Cited By
View all- Meoni GGiuffrida GFanucci L(2019)A High Throughput Hardware Architecture for Parallel Recursive Systematic Convolutional EncodersInformation10.3390/info1004015110:4(151)Online publication date: 24-Apr-2019
- Yan ZHe GHe WWang SMao Z(2016)High performance parallel turbo decoder with configurable interleaving network for LTE applicationIntegration, the VLSI Journal10.1016/j.vlsi.2015.05.00352:C(77-90)Online publication date: 1-Jan-2016
- Ituero PLopez-Vallejo M(2006)New Schemes in Clustered VLIW Processors Applied to Turbo DecodingProceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors10.1109/ASAP.2006.48(291-296)Online publication date: 11-Sep-2006
- Show More Cited By