skip to main content
10.1145/1016568.1016624acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
Article

ParIS: a parameterizable interconnect switch for networks-on-chip

Published: 04 September 2004 Publication History

Abstract

Networks-on-Chip (NoCs) emerge as the solution for the problem of interconnecting cores (or IPs) in Systems-on-Chip (SoCs) which require reusable and scalable communication architectures. The building block of a NoC is its router (or switch), whose architecture has great impact on the costs and on the performance of the network. This work presents a parameterizable router architecture for NoCs which is based on a canonical template and on a library of building components offering different alternatives and implementations for the circuits used for packet forwarding in a NoC. Such features allow to explore the NoC design space in order to obtain a router configuration which best fits the performance requirements of a target application at lower silicon costs. We describe the router architecture and present some synthesis results which demonstrate the feasibility of this new router.

References

[1]
Jantsch and H. Tenhunen, H. (Eds.), Networks on Chip, Kluwer, 2003. 303p.
[2]
S. K. Tewksburry, M. Uppuluri and L. A. Hornak, "Interconnections/Micro-Network for Integrated Circuits", GLOBECOM'1992, IEEE CS Press, 1992. pp. 180--186.
[3]
P. Guerrier and A. Greiner, "A Generic Architecture for on-Chip Packet-Switched Interconnections", DATE'2000, IEEE CS Press, 2000. pp.250--256.
[4]
Hemani, A. et al., "Networks on Chip: An architecture for billion transistor area", NORCHIP'2000, 2000. pp.166-173.
[5]
K. Goossens et al., "Network on Silicon: Combining best-effort and guaranteed services", DATE'2002, IEEE CS Press, 2002. pp.423--426.
[6]
W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", DAC'2001, ACM Press, 2001. pp.684--689.
[7]
L. Benini and G. De Micheli, "Networks on Chips: a New SOC Paradigm", IEEE Computer, v.35, n.1, pp.70--78, Jan. 2002.
[8]
S. Kumar et al., "A Network on Chip Architecture and Design Methodology", IEEE Computer Society Annual Symposium on VLSI, April 2002. pp.105--112.
[9]
N. F. Karim et al., "An Interconnect Architecture for Networking Systems on Chips", IEEE Micro, v.22, n.5, pp.36--45., Sep.--Oct. 2002.
[10]
Hemani et al., "Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style", DAC'1999, ACM Press, 1999. pp.873--878.
[11]
D. Sigueza-Tortosa and J. Nurmi. "Proteo: a New Approach to Network-on-Chip", IASTED CSN'2002.
[12]
M. Millberg et al., "The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip", VLSID'2004, IEEE CS Press, 2004.
[13]
L. Benini and G. De Micheli, "Powering Networks on Chips: Energy-efficient and Reliable Design for SoCs", DAC'2001, ACM Press, 2001. pp. 33--37.
[14]
E. Bolotin et al., "QnoC : QoS Architecture and Design Process for Network on Chip". Journal of Systems Architecture, v.5, n.2-3, pp.105--128, Feb. 2004.
[15]
C. A. Zeferino and A. A. Susin, "SoCIN: A Parametric and Scalable Network-on-Chip", SBCCI'2003, IEEE CS Press, 2003. pp. 169--174.
[16]
C. A. Zeferino, M. E. Kreutz and A. A. Susin. "RASoC: A Router Soft-Core for Networks-on-Chip", DATE'2004 - Designer's Forum, IEEE CS Press, 2004.
[17]
C. J. Glass and L. Ni. "The Turn Model for Adaptive Routing". ISCAS'1992, ACM Press, 1992. pp.278--287.
[18]
P. Gupta and N. N. McKeown, "Designing and Implementing a Fast Crossbar Scheduler", IEEE Micro, v.19, n.1, pp.20--28, Jan.-Feb. 1999.

Cited By

View all
  • (2015)Enabling NoC Performance Improvement Using a Fault Tolerance MechanismProceedings of the 2015 Brazilian Symposium on Computing Systems Engineering (SBESC)10.1109/SBESC.2015.9(7-12)Online publication date: 3-Nov-2015
  • (2013)Analysis and Optimization of Prediction-Based Flow Control in Networks-on-ChipModeling, Analysis and Optimization of Network-on-Chip Communication Architectures10.1007/978-94-007-3958-1_7(105-133)Online publication date: 13-Mar-2013
  • (2013)Communication ArchitectureDesigning 2D and 3D Network-on-Chip Architectures10.1007/978-1-4614-4274-5_3(51-96)Online publication date: 9-Oct-2013
  • Show More Cited By

Index Terms

  1. ParIS: a parameterizable interconnect switch for networks-on-chip

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design
      September 2004
      296 pages
      ISBN:1581139470
      DOI:10.1145/1016568
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 04 September 2004

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. FPGA
      2. networks-on-chip
      3. systems-on-chip

      Qualifiers

      • Article

      Conference

      SBCCI04
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 133 of 347 submissions, 38%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 14 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2015)Enabling NoC Performance Improvement Using a Fault Tolerance MechanismProceedings of the 2015 Brazilian Symposium on Computing Systems Engineering (SBESC)10.1109/SBESC.2015.9(7-12)Online publication date: 3-Nov-2015
      • (2013)Analysis and Optimization of Prediction-Based Flow Control in Networks-on-ChipModeling, Analysis and Optimization of Network-on-Chip Communication Architectures10.1007/978-94-007-3958-1_7(105-133)Online publication date: 13-Mar-2013
      • (2013)Communication ArchitectureDesigning 2D and 3D Network-on-Chip Architectures10.1007/978-1-4614-4274-5_3(51-96)Online publication date: 9-Oct-2013
      • (2011)ZONA — An adaptable NoC-based multiprocessor addressed to education on system-on-chip design2011 IEEE International Conference on Microelectronic Systems Education10.1109/MSE.2011.5937106(108-111)Online publication date: Jun-2011
      • (2011)IntroductionTransient and Permanent Error Control for Networks-on-Chip10.1007/978-1-4614-0962-5_1(1-17)Online publication date: 27-Sep-2011
      • (2010)Implementation of Techniques for Fault Tolerance in a Network-on-ChipProceedings of the 2010 11th Symposium on Computing Systems10.1109/WSCAD-SCC.2010.28(80-87)Online publication date: 27-Oct-2010
      • (2009)Adding mechanisms for QoS to a network-on-chipProceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes10.1145/1601896.1601928(1-6)Online publication date: 31-Aug-2009
      • (2009)BrownPepper: A SystemC-based simulator for performance evaluation of Networks-on-Chip2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSISOC.2009.6041361(223-226)Online publication date: Oct-2009
      • (2009)Processing while routing: a network-on-chip-based parallel systemIET Computers & Digital Techniques10.1049/iet-cdt.2008.00713:5(525)Online publication date: 2009
      • (2008)Analysis and optimization of prediction-based flow control in networks-on-chipACM Transactions on Design Automation of Electronic Systems10.1145/1297666.129767713:1(1-28)Online publication date: 6-Feb-2008
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media