Cited By
View all- Matos JCarrabina JReis A(2019)Efficiently Mapping VLSI Circuits With Simple CellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.281870938:4(692-704)Online publication date: Apr-2019
- Matos JRitt MRibas RReis ADavid EOrdonez Mde Azevedo RKinget P(2014)Deriving Reduced Transistor Count Circuits from AIGsProceedings of the 27th Symposium on Integrated Circuits and Systems Design10.1145/2660540.2661008(1-7)Online publication date: 1-Sep-2014
- Llamas MMashayekhi MCarrabina JMatos JReis A(2014)Optimization on cell-library design for digital Application Specific Printed Electronics Circuits2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2014.6951885(1-6)Online publication date: Sep-2014
- Show More Cited By