Efficient exploration of on-chip bus architectures and memory allocation

ABSTRACT

Separation between computation and communication in system design allows the system designer to explore the communication architecture independently of component selection and mapping. In this paper we present an iterative two-step exploration methodology for bus-based on-chip communication architecture and memory allocation, assuming that memory traces from the processing elements are given from the mapping stage. The proposed method uses a static performance estimation technique to reduce the large design space drastically and quickly, and applies a trace-driven simulation technique to the reduced set of design candidates for accurate performance estimation. Since local memory traffic as well as shared memory traffic are involved in bus contention, memory allocation is considered as an important axis of the design space in our technique. The viability and efficiency of the proposed methodology are validated by two real-life examples, 4-channel digital video recorder (DVR) and an equalizer for OFDM DVB-T receiver.

REFERENCES

• 1: K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: Orthogonalization of concerns and platform-based design", in IEEE Trans. on Computer-Aided Design, 19(12), pp.1523--1543, Dec, 2000.
• 2: Ti-Yen Yen , Wayne Wolf, Communication synthesis for distributed embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.288-294, November 05-09, 1995, San Jose, California, United States
• 3: K. Lahiri, A. Raghunathan, and S. Dey, "System-level performance analysis for designing system-on-chip communication architecture", in IEEE Trans. on Computer-Aided Design, 20(6), pp.768--783, Jun, 2001.
• 4: P. Lieverse, P. van der Wolf, E. Deprettere, and K. Vissers, "A methodology for architecture exploration of heterogeneous signal processing systems", in Proc. IEEE Workshop on Signal Processing Systems, pp.181--190, Oct, 1999.
• 5: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 6: Jie Gong , Daniel D. Gajski , Smita Bakshi, Model Refinement for Hardware-Software Codesign, Proceedings of the 1996 European conference on Design and Test, p.270, March 11-14, 1996
• 7: M. Gasteier , M. Münch , M. Glesner, Generation of interconnect topologies for communication synthesis, Proceedings of the conference on Design, automation and test in Europe, p.36-43, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 8: Tycho van Meeuwen , Arnout Vandecappelle , Allert van Zelst , Francky Catthoor , Diederik Verkest, System-level interconnect architecture exploration for custom memory organizations, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500005]
• 9: Samy Meftali , Ferid Gharsalli , Frederic Rousseau , Ahmed A. Jerraya, An optimal memory allocation for application-specific multiprocessor system-on-chip, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500006]
• 10: Sungchan Kim , Chaeseok Im , Soonhoi Ha, Schedule-aware performance estimation of communication architecture for efficient design space exploration, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944697]
• 11: Amit Nandi , Radu Marculescu, System-level power/performance analysis for embedded systems design, Proceedings of the 38th conference on Design automation, p.599-604, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379032]
• 12: James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual conference on Design automation, p.178-183, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266060]
• 13: Peter Voigt Knudsen , Jan Madsen, Communication estimation for hardware/software codesign, Proceedings of the 6th international workshop on Hardware/software codesign, p.55-59, March 15-18, 1998, Seattle, Washington, United States
• 14: "IBM On-chip CoreConnect Bus Architecture" http://www.chips.ibm.com/products/coreconnect/index.html
• 15: "ARM Advanced Micro Bus Architecture (AMBA)" http://www.arm.com/products/solutions/AMBAHomePage.html
• 16: "Sonics Integration Architectures, Sonics Inc." http://www.sonicsinc.com
• 17: F. Frescrua, S. Pielmeier, G. Reali, G. Baruffa, and S. Cacopardi, "DSP based OFDM demodulator and equalizer for professional DVB-T receivers", in IEEE Trans. on Broadcasting, 45(3), pp.323--332, Sep, 1999.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

General Terms:
Design, Performance

Keywords:
communication architecture optimization, design space exploration, memory allocation, system-on-a-chip