Cited By
View all- Golander AWeiss S(2008)Hiding the misprediction penalty of a resource-efficient high-performance processorACM Transactions on Architecture and Code Optimization10.1145/1328195.13282014:4(1-32)Online publication date: 30-Jan-2008
- Galluzzi MVallejo ECristal AVallejo FBeivide RStenström PSmith JValero M(2007)Implicit Transactional Memory in Kilo-Instruction MultiprocessorsAdvances in Computer Systems Architecture10.1007/978-3-540-74309-5_32(339-353)Online publication date: 2007
- Akkary HRajwar RSrinivasan S(2004)An analysis of a resource efficient checkpoint architectureACM Transactions on Architecture and Code Optimization10.1145/1044823.10448261:4(418-444)Online publication date: 1-Dec-2004
- Show More Cited By