Chitra Natarajan
ABSTRACT
With the growing imbalance between processor and memory performance it becomes more and more important to optimize the memory controller features to obtain the maximum possible performance out of the memory subsystem. This paper presents a study of the performance impact of several memory controller features in multi-processor (MP) server environments that use a DDR/DDR2 based memory subsystem. The results from our studies show that significant performance improvements can be obtained by carefully optimizing the memory controller features. For instance, one of our studies shows that in a system with an in-order shared bus connecting the CPUs and memory controller, an intelligent read-to-write switching memory controller feature can provide the same order of benefit as doubling the number of interleaved memory ranks. Another study shows that much lower average loaded read latency across a wider range of throughput can be obtained by a delayed write scheduling feature.
- Alakarhu, J.; Niittylahti, J., "A comparison of pre-charge policies with modern DRAM architectures". In Proceedings of the 9th International Conference on Electronics, Circuits and Systems (Sept. 2002), vol. 2, pp. 823--826.Google Scholar
Cross Ref
- Briggs, F.; Cekleov, M.; Creta, K.; Khare, M.; Kulick, S.; Kumar, A.; Lily Pao Looi; Natarajan, C.; Radhakrishnan, S.; Rankin, L., "Intel 870: a building block for cost-effective, scalable servers". IEEE Micro (March -- April 2002), vol. 22, issue. 2, pp. 36--47. Google ScholarDigital Library
- Burger, D.; Goodman, J. R.; Kagi, A., "Limited bandwidth to affect processor design". IEEE Micro (Nov. -- Dec. 1997) vol. 17, issue. 6, pp. 55--62. Google ScholarDigital Library
- Cuppu, V.; Jacob, B.; "Concurrency, latency, or system overhead: Which has the largest impact on uni-processor DRAM-system performance?". In Proceedings of the 28th Annual International Symposium on Computer Architecture (June -- July 2001), pp. 62--71. Google ScholarDigital Library
- Cuppu, V.; Jacob, B.; Davis, B.; Mudge, T., "High-performance DRAMs in workstation environments". IEEE Transactions on Computers (Nov. 2001), vol. 50, issue. 11, pp. 1133--1153. Google ScholarDigital Library
- Hennessy, H.; Patterson, D. A., "Computer Architecture: A Quantitative Approach". Second edition. Morgan Kaufman, 1996. Google ScholarDigital Library
- Rixner, S.; Dally, W. J.; Kapasi, U. J.; Mattson, P.; Owens, J. D., "Memory access scheduling". In Proceedings of the 27th International Symposium on Computer Architecture (June 2000), pp. 128--138. Google ScholarDigital Library
- Wei-Fen Lin; Reinhardt, S. K.; Burger, D., "Reducing DRAM latencies with an integrated memory hierarchy design". In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (Jan. 2001), pp. 301--312. Google ScholarDigital Library
- Vogt, P., "Fully Buffered DIMM (FB-DIMM) Server Memory Architecture: Capacity, Performance, Reliability, and Longevity". Intel Developer Forum (Feb. 2004), Session OSAS008.Google Scholar
Index Terms
- A study of performance impact of memory controller features in multi-processor server environment
Recommendations
Adaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce Write-Induced Interference
Main memory latencies have become a major performance bottleneck for chip-multiprocessors (CMPs). Since reads are on the critical path, existing memory controllers prioritize reads over writes. However, writes must be eventually processed when the write ...
Refresh pausing in DRAM memory systems
Dynamic Random Access Memory (DRAM) cells rely on periodic refresh operations to maintain data integrity. As the capacity of DRAM memories has increased, so has the amount of time consumed in doing refresh. Refresh operations contend with read ...
Design and Implementation of a DDR3-based Memory Controller
ISDEA '13: Proceedings of the 2013 Third International Conference on Intelligent System Design and Engineering ApplicationsMemory performance has become the major bottleneck to improve the overall performance of the computer system. DDR3 SDRAM is a new generation of memory technology standard introduced by JEDEC, support multibank in parallel and open-page technology. On ...
Comments