Bo Hu
ABSTRACT
A placement problem can be formulated as a quadratic program with non-linear constraints. Those constraints make the problem hard. Omitting the constraints and solving the unconstraint problem results in placement with substantial cell overlaps. To remove the overlaps, we introduce fixed points into the non-constrained quadratic-programming formulation. Acting as pseudo cells at fixed locations, they can be used to pull cells away from the dense regions to reduce overlapping. In this paper, we present a large-scale placement algorithm based on fixed-point addition.
- H. Eisenmann and F.M.Johannes, "Generic Global Placement and Floor planning", in Proc. of the 35th Design Automation Conference, pp. 269--274, 1998. Google Scholar
Digital Library
- B. Hu and M. Marek-Sadowska, "FAR: Fixed Point Addition and Relaxation based Placement", Proc. Intl. Symp. on Physical Design, 2002. Google ScholarDigital Library
- B. Hu and M. Marek-Sadowska, "Multilevel Fixed-Points-Addition based Placement", to Appear on IEEE Trans. on CAD. Google ScholarDigital Library
- N. Viswanathan and C. C.-N Chu, "FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model", Proc. Intl. Symp. on Physical Design, 2004. Google ScholarDigital Library
Index Terms
- mFAR: fixed-points-addition-based VLSI placement algorithm
Recommendations
Wirelength-driven force-directed 3D FPGA placement
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIIn this paper, a wirelength-driven force-directed three-dimension (3-D) Field Programmable Gate Arrays (FPGA) placement algorithm (3D-WFP) is presented. The algorithm is composed of three stages: Overlap permitted force-directed 2-D placement, ...
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs
In this paper, we present a new multipacking-tree (MP-tree) representation for macro placements to handle modern mixed-size designs with large macros and high chip utilization rates. Based on binary trees, the MP-tree is very efficient, effective, and ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceA wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Comments