skip to main content
10.1145/1057661.1057668acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

Physical limitations on the bit-rate of on-chip interconnects

Published: 17 April 2005 Publication History

Abstract

It is shown in this paper that contrary to the common conception, widening an on-chip interconnect wire will not cause the wire to behave as a lossless line. It is shown that the energy losses actually increase when widening a wire. The damping factor of the line, which determines the maximum bit rate that can be transmitted on a wire, also does not go to zero for wide wires as in lossless lines. This fact results in a serious physical limitation on the maximum bit rate that can be transmitted on a wire. It is shown that by increasing the cross-sectional width of an interconnect wire, the damping factor will saturate to a certain limit. An expression for this minimum damping factor for very wide wires is derived from fundamental physical constants and used to introduce an expression for the maximum bit rate that can be reached by widening an interconnect wire for a certain technology. It is shown that for current technology numbers, the maximum bit rate on a wire can be quite limiting for longer wires and that scaling trends will even decrease more this maximum bit rate, posing a serious limitation.

References

[1]
J. D. Meindl, J. A. Davis, P. Zarkesh-Ha, C. S. Patel, K. P. Marti,P. A. Kohl "Interconnect opportunities for gigascale integration" IBM J. RES. & DEV. Vol. 46 No. 2/3 March/May 2002.
[2]
H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990. Technology Conf. Proc., 1999, pp. 24--26.
[3]
G. Sai-Halz, "Performance trends in high-end processors," Proc.IEEE, vol. 83, pp. 20--36, Jan. 1995.
[4]
Y.I. Ismail, E.G. Friedman,"Effects of inductance on the propagation delay and repeater insertion in VLSI circuits", Design Automation Conference, Vol. 36, pp. 721--724, 1999.
[5]
"ELDO User's manual", Mentor Graphics Corporation 2002.
[6]
"FastHenry User's guide", Massachusett's Institute of Technology, Cambridge.
[7]
"FastCap User's guide", Massachusett's Institute of Technology, Cambridge.
[8]
J.D.Jackson,"Classical electrodynamics" John Wiley & Sons, Inc., New York, USA,1962, pp. 199, 1st edition.
[9]
S. Powell, W.R. Smith, and G. Persky, "A parasitic extraction program for closely-spaced VLSI interconnects," Proceeding of IEEE International Conference CAD, 1985, pp. 193--195.
[10]
Erich Brake, "Line-to-ground capacitance calculation for VLSI: A comparison," IEEE Transactions on Computer-Aided Design, vol. 7, No. 2, February 1998.
[11]
Jan Rabaey, Alberto L. Sangiovanni-Vincentelli, Sharad Malik, Kurt Keutzer, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design," Design Automation Conference, 2001.

Index Terms

  1. Physical limitations on the bit-rate of on-chip interconnects

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
    April 2005
    518 pages
    ISBN:1595930574
    DOI:10.1145/1057661
    • General Chair:
    • John Lach,
    • Program Chairs:
    • Gang Qu,
    • Yehea Ismail
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 17 April 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. bit-rate
    2. damping factor
    3. delay
    4. interconnects

    Qualifiers

    • Article

    Conference

    GLSVLSI05
    Sponsor:
    GLSVLSI05: Great Lakes Symposium on VLSI 2005
    April 17 - 19, 2005
    Illinois, Chicago, USA

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 243
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 07 Mar 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media