skip to main content
10.1145/1057661.1057690acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

Area-efficient two-dimensional architectures for finite field inversion and division

Published: 17 April 2005 Publication History

Abstract

Many high-throughput two-dimensional architectures for finite field inversion and division are based on reformulations of the extended Euclidean algorithm (EEA). These reformulated EEAs usually keep track of two pairs of data polynomials (or registers), and the operations of the reformulated EEAs are only within each pair of polynomials. In this paper, we propose a new reformulated EEA wherein the operations within the two pairs of polynomials are identical. Hence, the two pairs of polynomials in our new reformulated EEA can be concatenated into one pair. By utilizing some inherent properties of the EEA, we further reduce the computational complexity of our reformulated EEA by 25%. Based on our reformulated EEA, we propose new two-dimensional inversion and division architectures. How much hardware saving the reduced computational complexity translates into depends on how control mechanisms are implemented. Regardless of the implementation of control signals, our new architectures require smaller numbers of gates and latches while achieving comparable or better throughput, latency, and critical path delay in comparison to the best architectures in the literature.

References

[1]
K. Araki, I. Fujita, and M. Morisue, "Fast Inverters over Finite Field Based on Euclid's Algorithm," Trans. of IEICE, vol. 72E, no. 11, pp. 1230--1234, November 1989.
[2]
J.-H. Guo and C.-L. Wang, "Hardware-efficient Systolic Architecture for Inversion and Division in GF(2m)," in IEE Proceedings on Computers and Digital Techniques, 1998, pp. 272--278.
[3]
S. Y. Kung, VLSI Array Processors, Prentice-Hall, Englewood Cliffs, New Jersy, 1988.
[4]
K. K. Parhi, VLSI Digital Signal Processing Systems, John Wiley and Sons, New York, 1999.
[5]
Y. Watanabe, N. Takagi, and K. Takagi, "A VLSI Algorithm for Division in GF(2m) Based on Extended Binary GCD Algorithm," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E85-A, no. 5, pp. 994--999, May 2002.
[6]
C. H. Wu, C. M. Wu, M. D. Shieh, and Y. T. Wang, "Systolic VLSI Realization of a Novel Iterative Division Algorithm over GF(2m): a High-Speed, Low-Complexity Design," in Proceedings of ISCAS'01, 2001, pp. 33--36.
[7]
Z. Yan and D. V. Sarwate, "High-Speed Systolic Architectures for Finite Field Inversion and Division," in Proceedings of GLSVLSI'04, April, 2004.
[8]
Z. Yan, D. V. Sarwate, and Z. Liu, "High-Speed Systolic Architectures for Finite Field Inversion," Integration: the VLSI Journal, vol. 38, no. 3, pp. 383--398, January 2005.
[9]
Z. Yan and D. V. Sarwate, "New systolic architectures for inversion and division in GF(2m)$," IEEE Transactions on Computers, vol. 42, pp. 1515--1520, November 2003.

Index Terms

  1. Area-efficient two-dimensional architectures for finite field inversion and division

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
    April 2005
    518 pages
    ISBN:1595930574
    DOI:10.1145/1057661
    • General Chair:
    • John Lach,
    • Program Chairs:
    • Gang Qu,
    • Yehea Ismail
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 17 April 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Reed-Solomon codes
    2. arithmetic
    3. cryptography
    4. finite field
    5. galois field

    Qualifiers

    • Article

    Conference

    GLSVLSI05
    Sponsor:
    GLSVLSI05: Great Lakes Symposium on VLSI 2005
    April 17 - 19, 2005
    Illinois, Chicago, USA

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 155
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 07 Mar 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media