Digital cell macro-model with regular substrate template and EKV based MOSFET model
Authors: 
Yulei Weng, Alex DoboliAuthors Info & Claims
Yulei Weng, Alex DoboliAuthors Info & ClaimsPages 172 - 175
Abstract
This paper presents substrate noise macro-models for standard digital cells, like INV, NAND and BUFFER. The macro-models are based on a scalable substrate network template and a compact MOSFET model equivalent to EKV model. Our models and simulator predicted the substrate voltage, injection currents, and output voltage of each primary digital cell. Proposed models are close to device physics and valid for different processing technology and input transition. They are more accurate as compared to macro-models generated from curve fitting. Our macro-model accuracy is within 5-10% from SPICE simulation with MOSFET level49 models, and at least 4 times faster. This model can be used to predict spatially and temporally the occurrence of substrate noise peaks in a digital design.
References
[1]
X. Aragones et al, Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs, Kluwer, 1999.
[2]
A. Samavedam et al, "A Scalabel Substrate Noise Coupling Model for Design of Mixed-Signal IC's", JSSC, Vol.35, No. 6, June 2000.
[3]
R. Gharpurey et al, "Modeling and Analysis of Substrate coupling in integrated circuits", Journal of Solid-state Circuits, Vol. 31, No.3, March 1996.
[4]
M. Badaroglu et. al., "High-Level Simulation of Substrate Noise Generation from Large Digital Circuits with multiple Supplies", Proc. DATE, 2001, pp. 326--330.
[5]
A. Koyama et al, "Switching Well Noise Modeling and Minimization Strategy for Digital Circuits with a Controllable Threshold Voltage Scheme", IEEE Trans. CAD, Vol.19, No.6,June 2000, pp. 654--670.
[6]
C. Enz et al, "An analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications", Analog Integrated Circuits and Signal Processing", Kluwer, 1995.
[7]
Tanner Consulting and Engineering Services, Digital Low Power Standard Cell Library.
[8]
N.P. van der Meijs et al, SPACE USER's Manual, May 2003. D. Foty, MOSFET modeling with Spice, Prentence Hall, 1997.
[9]
Yulei, Alex Doboli, "Regularity Based Extraction of Substrate Noise Coupling and Symbolic Digital Noise Simulation with EK Transistor Model", Technical report (submitted to DAC05).
[10]
Steven C. Chapra, Raymond Canale, Numerical Methods for Engineers.
- Digital cell macro-model with regular substrate template and EKV based MOSFET model
Recommendations
An SOS MOSFET model based on calculation of the surface potential
A circuit simulation model is presented suitable for the design of analogue and digital SOS MOSFET integrated circuits. Both the drift and diffusion components of channel current are modeled, which are computed from the surface potentials at the drain ...
An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET
In this paper, a drain current model incorporating drain-induced barrier lowering (DIBL) has been developed for Dual Material gate Cylindrical/Surrounding gate MOSFET (DMG CGT/SGT MOSFET) and the expressions for transconductance and drain conductance ...
A macro SPICE model for 2-bits/cell split-gate flash memory cell
A SPICE macro-model constructed of 3-series-connected-transistors is proposed to describe the IV behavior of a 2-bits/cell split-gate flash memory cell for the first time. The model features 3 different memory states of the cell, namely 11, 10 and 01 at ...
Comments
Information & Contributors
Information
Published In
April 2005
518 pages
Copyright © 2005 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 17 April 2005
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 153Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in