skip to main content
10.1145/1057661.1057709acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

An EFSM-based approach for functional ATPG

Published: 17 April 2005 Publication History

Abstract

This paper presents an EFSM-based approach for functional automatic test pattern generation (ATPG). It shows how a particular kind of extended FSM (EFSM) can be efficiently traversed by a pseudo-determinist ATPG to control and propagate faults for a functional description of a design. Functional ATPG on such EFSM models have been showed to be more efficient than the ATPG on the original design. However, test sequences generated on such an EFSM can lose their efficacy when simulated on the original description, since they may show some timing discrepancies. To solve this problem, this paper propose a strategy that manipulates the EFSM model.

References

[1]
D. Gajski, N. Dutt, S. Allen, C. Wu, and Y. Lin. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, first ed., 1992.
[2]
F. Fummi, M. Boschini, X. Yu, and E. Rudnick. Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach. Journal of Electronic Testing, vol. 17(3-4):pp. 321--330, 2001.
[3]
K. Cheng and A. Krishnakumar. Automatic Generation of Functional Vectors Using the Extended Finite State Machine Model. ACM Trans. on Design Automation of Electronic Systems, vol. 1(1):pp. 57--79, 1996.
[4]
U. Uyar and A. Duale. Modeling VHDL Specifications as Consistent EFSMs. In Proc. of IEEE MILCOM, pp. 740--744. 1997.
[5]
U. Uyar and A. Duale. Resolving Inconsistencies in EFSM-Modeled Specifications. In Proc. of IEEE MILCOM, pp. 135--139. 1999.
[6]
F. Fummi, C. Marconcini, and G. Pravadelli. EFSM Manipulation to Increase High-Level ATPG Effectiveness. In Internal report, Uuniversita' di Verona, 2005.
[7]
F. Fummi, C. Marconcini, and G. Pravadelli. Functional Verification based on the EFSM model. In roc. of IEEE HLDVT. pp. 69--74. 2004.
[8]
F. Ferrandi, F. Fummi, L. Gerli, and D. Sciuto. Symbolic functional vector generation for VHDL specifications. In Proc. of IEEE DATE, pp. 442--446. 1999.
[9]
R. Stallman and G. Sussman. Forward Reasoning and Dependency-Directed Backtracking in a System for Computer Aided Circuit Analysis. Artificial Intelligence, vol. 9:pp. 135--196, 1977.
[10]
M. Davis and H. Putnam. A Computing Procedure for Quantification Theory. Journal of the ACM, vol. 7(3):pp. 201--215, 1960.
[11]
F. Fummi, C. Marconcini, and G. Pravadelli. Logic-level Mapping of High-level faults. INTEGRATION, the VLSI journal, pages 467--490, 2004.

Cited By

View all
  • (2023)An Exploration of ATPG Methods for Redacted IP and Reconfigurable Hardware2023 IEEE 41st VLSI Test Symposium (VTS)10.1109/VTS56346.2023.10139957(1-7)Online publication date: 24-Apr-2023
  • (2005)A Pseudo-Deterministic Functional ATPG based on EFSM TraversingProceedings of the Sixth International Workshop on Microprocessor Test and Verification10.1109/MTV.2005.1(70-75)Online publication date: 3-Nov-2005

Index Terms

  1. An EFSM-based approach for functional ATPG

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
      April 2005
      518 pages
      ISBN:1595930574
      DOI:10.1145/1057661
      • General Chair:
      • John Lach,
      • Program Chairs:
      • Gang Qu,
      • Yehea Ismail
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 17 April 2005

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. ATPG
      2. EFSM
      3. fault models

      Qualifiers

      • Article

      Conference

      GLSVLSI05
      Sponsor:
      GLSVLSI05: Great Lakes Symposium on VLSI 2005
      April 17 - 19, 2005
      Illinois, Chicago, USA

      Acceptance Rates

      Overall Acceptance Rate 312 of 1,156 submissions, 27%

      Upcoming Conference

      GLSVLSI '25
      Great Lakes Symposium on VLSI 2025
      June 30 - July 2, 2025
      New Orleans , LA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)4
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 07 Mar 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2023)An Exploration of ATPG Methods for Redacted IP and Reconfigurable Hardware2023 IEEE 41st VLSI Test Symposium (VTS)10.1109/VTS56346.2023.10139957(1-7)Online publication date: 24-Apr-2023
      • (2005)A Pseudo-Deterministic Functional ATPG based on EFSM TraversingProceedings of the Sixth International Workshop on Microprocessor Test and Verification10.1109/MTV.2005.1(70-75)Online publication date: 3-Nov-2005

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media