Article

Fine-grain leakage optimization in SRAM based FPGAs

Authors:

Somsubhra Mondal,

Seda Ogrenci MemikAuthors Info & Claims

GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI

Pages 238 - 243

https://doi.org/10.1145/1057661.1057719

Published: 17 April 2005 Publication History

Abstract

FPGAs are evolving at a rapid pace with improved performance and logic density. At the same time, trends in technology scaling makes leakage power a serious concern for designers. In this paper, we propose a hierarchical look-up table (LUT) structure for FPGAs to improve leakage power consumption. We present a detailed analysis on the number of inputs actually used by LUTs, and we observe that on an average 47% LUTs do not use one or more inputs. In the proposed hierarchical LUT structure depending on the number of inputs used by the LUTs we shut off certain SRAM cells and transistors associated with the unused LUT inputs. Based on this technique, for 180nm technology, we report an average savings of 22.94% (as high as 64.22%) in leakage power per LUT. The savings will be even greater for technologies as low as 90nm currently in use for FPGA production as well as for future technologies.

References

[1]

A. Gayasen, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan, "Reducing Leakage Energy in FPGAs Using Region-Constrained Placement," ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2004.

Digital Library

[2]

J. Anderson, F. Najm, and T. Tuan, "Active Leakage Power Optimization for FPGAs," International Symposium on Field-Programmable Gate Arrays, 2004.

Digital Library

[3]

K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechnaisms and leakage reduction techniques in deep-submicrometer CMOS CIRCUITS," Proceedings of the IEEE, 2003.

[4]

T. Kuroda, "Low Power CMOS Digital Design for Multimedia Processors," Proceedings of ICVC, 1999.

[5]

S. Mutch, S. Shigematsu, Y. Matsuya, H. Fukuda, and J. Yamada, "A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Applications," Proceedings of the International Solid-State Circuits Conference, 1996.

[6]

L. Clark, S. Demmons, N. Deutscher, and F. Ricci, "Standby Power Management for a 0.18um Microprocessor," Proc. of ISPLED, 2002.

Digital Library

[7]

K. Roy and S. Prasad, Low-Power CMOS VLSI Circuit Design: Wiley-Interscience, 2000.

[8]

J. P. Halter and F. N. Najm, "A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits," Proc. of CICC, 1997.

[9]

J. Chen, M. Johnson, L. Wei, and K. Roy, "Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks," Proc. of ISPLED, 1998.

Digital Library

[10]

L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic power consumption in Virtex™-II FPGA family," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2002.

Digital Library

[11]

F. Li, D. Chen, L. He, and J. Cong, "Architecture Evaluation for Power-Efficient FPGAs," International Symposium on Field Programmable Gate Arrays, 2003.

Digital Library

[12]

F. Li, Y. Lin, L. He, and J. Cong, "Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics," ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2004.

Digital Library

[13]

A. Rahman and V. Polavarapuv, "Evaluation of Low-Leakage Design Techniques for Field Programmable Gate Arrays," ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2004.

Digital Library

[14]

B. H. Calhoun, F. A. Honroe, and A. Chandrakasan, "Design methodology for fine-grained leakage control in MTCMOS," Proceedings of the international symposium on Low power electronics and design, 2003.

Digital Library

[15]

J. Rose, R. Francis, D. Lewis, and P. Chow, "Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency," Proc. of JSSC, 1990.

[16]

V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs: Kluwer Academic Publishers, 1999.

Digital Library

[17]

S. Yang, "Logic Synthesis and Optimization Benchmarks," Microelectronics Center of North Carolina 1991.

[18]

J. Cong and Y. Ding, "FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994.

Digital Library

[19]

K. K. Poon, "Power Estimation for Field Programmable Gate Arrays," MS Thesis in Dept. of Electrical and Computer Engg.: University of British Colmbia, 1999.

Cited By

Shafique MBauer LHenkel J(2014)Adaptive Energy Management for Dynamically Reconfigurable ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2013.228226533:1(50-63)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1109/TCAD.2013.2282265
Marconi TBertels KGaydadjiev G(2013)A novel productivity-driven logic element for field-programmable devicesInternational Journal of Electronics10.1080/00207217.2013.794489101:6(731-762)Online publication date: 9-Jul-2013
https://doi.org/10.1080/00207217.2013.794489
Shafique MZatt BWalter FBampi SHenkel JGroeneveld PSciuto DHassoun S(2012)Adaptive power management of on-chip video memory for multiview video codingProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228516(866-875)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228516
Show More Cited By

Index Terms

Fine-grain leakage optimization in SRAM based FPGAs
1. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

IO Standard Based Green Multiplexer Design and Implementation on FPGA
CICN '13: Proceedings of the 2013 5th International Conference on Computational Intelligence and Communication Networks

In this work, we are using Stub Series Transistor Logic (SSTL) on the simplest VLSI circuit multiplexer and analyze the power dissipation with different class. Using SSTL15 in place of SSTL2_II_DCI, there is reduction of 304mW power i.e. 76.19% power ...
Off-path leakage power aware routing for SRAM-based FPGAs
DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

As the feature size and threshold voltage reduce, leakage power dissipation becomes an important concern in SRAM-based FPGAs. This work focuses on reducing the leakage power in routing resources, and more specifically, the leakage power dissipated in ...
Reducing leakage energy in FPGAs using region-constrained placement
FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays

FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI

April 2005

518 pages

ISBN:1595930574

DOI:10.1145/1057661

General Chair:
John Lach
University of Virginia
,
Program Chairs:
Gang Qu
University of Maryland, College Park
,
Yehea Ismail
Northwestern University

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 April 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GLSVLSI05

Sponsor:

GLSVLSI05: Great Lakes Symposium on VLSI 2005

April 17 - 19, 2005

Illinois, Chicago, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
289
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Shafique MBauer LHenkel J(2014)Adaptive Energy Management for Dynamically Reconfigurable ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2013.228226533:1(50-63)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1109/TCAD.2013.2282265
Marconi TBertels KGaydadjiev G(2013)A novel productivity-driven logic element for field-programmable devicesInternational Journal of Electronics10.1080/00207217.2013.794489101:6(731-762)Online publication date: 9-Jul-2013
https://doi.org/10.1080/00207217.2013.794489
Shafique MZatt BWalter FBampi SHenkel JGroeneveld PSciuto DHassoun S(2012)Adaptive power management of on-chip video memory for multiview video codingProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228516(866-875)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228516
Zatt BShafique MBampi SHenkel JPhillips JHu AGraeb H(2011)A low-power memory architecture with application-aware power management for motion & disparity estimation in multiview video codingProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132335(40-47)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132335
Zatt BShafique MBampi SHenkel J(2011)A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video CodingProceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design10.1109/ICCAD.2011.6105303(40-47)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.1109/ICCAD.2011.6105303
Shafique MBauer LHenkel JScheffer LPhillips JHu A(2010)Selective instruction set muting for energy-aware adaptive processorsProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133505(353-360)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133505
Shafique MBauer LHenkel J(2010)Selective instruction set muting for energy-aware adaptive processors2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2010.5653636(353-360)Online publication date: Nov-2010
https://doi.org/10.1109/ICCAD.2010.5653636
Marconi TTheodoropoulos DBertels KGaydadjiev G(2010)A novel HDL coding style to reduce power consumption for reconfigurable devices2010 International Conference on Field-Programmable Technology10.1109/FPT.2010.5681480(295-299)Online publication date: Dec-2010
https://doi.org/10.1109/FPT.2010.5681480
Mondal SMemik S(2006)Power Optimization Techniques for SRAM-Based FPGAs2006 International Conference on Field Programmable Logic and Applications10.1109/FPL.2006.311362(1-2)Online publication date: Aug-2006
https://doi.org/10.1109/FPL.2006.311362

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten