Load elimination for low-power embedded processors
Pages 282 - 285
Abstract
The performance requirements of emerging embedded applications are rapidly increasing. One attractive approach to increase the performance of processors, while keeping their energy consumption low, is to utilize instruction-level parallelism. Hence, we are witnessing a significant increase in the number of superscalar embedded processors. In this paper, we present a method to reduce the energy consumption in such processors. Particularly, we will show that a) the load instructions in representative applications exhibit a large address locality, i.e., two consecutive executions of the same load instruction is very likely to access the same data, and b) the register file utilization of these applications are usually low. To take advantage of these observations, we devise a load elimination scheme, which tries to store the data values of load instructions in the register file. Our results with 11 MediaBench applications reveal that this method eliminates 20.5% of all cache accesses, resulting in 11.5% reduction in the energy consumption.
References
[1]
Azam M, P.F., Wentai Liu. Low power data processing by elimination of redundant computations. in International Symposium on Low Power Electronics and Design. 1997. Monterey, CA.
[2]
Bekerman, M., et al. Early load address resolution via register tracking. in International Symposium on Computer Architecture. 2000.
[3]
Burger, D. and T. Austin, SimpleScalar Tool Set, Version 2.0. June 1997, University of Wisconsin.
[4]
Burtscher, M. and B. Zorn, Hybrid load value predictors. IEEE Transactions on Computers, July 2002. 51(7).
[5]
Cho, S., P.-C. Yew, and G. Lee. Decoupling local variable accesses in a wide-issue superscalar processor. in International Symposium on Computer Architecture. 1999.
[6]
EETimes, Two call on superscalar CPUs for handset apps. Oct. 2003.
[7]
Intel, C., SA-110 Microprocessor Technical Reference Manual.
[8]
Kessler, R., The Alpha 21264 Microproc. IEEE Micro, Mar/Apr 1999.
[9]
Lee, C., M. Potkonjak, and W.H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. in International Symposium on Microarchitecture. 1997.
[10]
Loechner, V., B. Meister, and P. Clauss, Precise data locality optimization of nested loops. The Journal of Supercomputing, Jan'02. 21-1.
[11]
STMicroelectronics, STPC Microcontrollers - Overview.'04.
[12]
Tyson, G.S. and T.M. Austin. Improving the accuracy and performance of performance of memory communication through renaming. in International Symposium on Microarchitecture. 1997.
[13]
Wilton, S. and N. Jouppi, An enhanced access and cycle time model for on-chip caches. July 1995, Digital Western Research Laboratory, 93/5.
[14]
Yang J, R.G. Energy-efficient load and store reuse. in International Symposium on Low Power Electronics and Design (ISLPED). 2001. Huntington Beach, CA.
Index Terms
- Load elimination for low-power embedded processors
Recommendations
An Energy-Efficient Partitioned Instruction Cache Architecture for Embedded Processors
Energy efficiency of cache memories is crucial in designing embedded processors. Reducing energy consumption in the instruction cache is especially important, since the instruction cache consumes a significant portion of total processor energy. This ...
A low power architecture for embedded perception
CASES '04: Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systemsRecognizing speech, gestures, and visual features are important interface capabilities for future embedded mobile systems. Unfortunately, the real-time performance requirements of complex perception applications cannot be met by current embedded ...
A low power front-end for embedded processors using a block-aware instruction set
CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systemsEnergy, power, and area efficiency are critical design concerns for embedded processors. Much of the energy of a typical embedded processor is consumed in the front-end since instruction fetching happens on nearly every cycle and involves accesses to ...
Comments
Information & Contributors
Information
Published In
April 2005
518 pages
Copyright © 2005 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 17 April 2005
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 215Total Downloads
- Downloads (Last 12 months)8
- Downloads (Last 6 weeks)1
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in