Cited By
View all- Beece DVisweswariah CXiong JZolotov V(2013)Transistor sizing of custom high-performance digital circuits with parametric yield considerationsOptimization and Engineering10.1007/s11081-012-9208-015:1(217-241)Online publication date: 16-Jan-2013
- Andrus CGuthaus MBrunvard EStevens KCavallaro JZhang T(2012)Lithography-aware layout compactionProceedings of the great lakes symposium on VLSI10.1145/2206781.2206818(147-152)Online publication date: 3-May-2012
- Cong JGupta PLee J(2010)Evaluating statistical power optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206139029:11(1750-1762)Online publication date: 1-Nov-2010
- Show More Cited By