skip to main content
10.1145/1057661.1057754acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

Moment-driven coupling-aware routing methodology

Published: 17 April 2005 Publication History

Abstract

An underdamped signal response with a number of overshoots and undershoots may lead to false switching and increased settling time delay. This 'ringing' effect adversely affects the signal quality at the output and becomes a source of major concern at multi-GHz frequencies, as the self and mutual inductance of interconnects start playing a crucial role in the performance of a circuit. Reduction in wire length or minimization of coupling capacitance, the stronghold in many earlier routing techniques, may produce a routing solution suitable only at sub-GHz frequencies. In this paper, we propose a routing methodology that accounts for inductive and capacitive parasitics (self and mutual) of the interconnects in its cost function through a combination of second and third order central moments. A trade-off between signal delay and amount of ringing, quantified by second and third order central moments respectively, has been made, which generates a routing solution with the best compromise between ringing and delay for each net under a monotone signal response.

References

[1]
R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh. Coupling Aware Routing. In International ASIC/SOC Conference, pages 392--396, 2000.
[2]
R. M. Smey, B. Swartz and P H. Madden. Crosstalk Reduction in Area Routing. In Design Automation and Test in Europe Conference, pages 862--867, 2003.
[3]
R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh. Predictable Routing. In International Conference on Computer Aided Design, pages 110--113, 2000.
[4]
R. T. Hadsell and P. M. Madden. Improved Global Routing through Congestion Estimation. In Design Automation Conference, pages 28--31, 2003.
[5]
J. Cong and P. Madden. Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs. In Design Automation Conference, pages 356--361, 1998.
[6]
T. Ho et al. A Fast Crosstalk- and Performance-Driven Multilevel Routing System. In International Conference on Computer Aided Design, pages 382--387, 2003.
[7]
J. Lillis et al. New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing. In Design Automation Conference, pages 395--400, 1996.
[8]
S. Hur, A. Jagannathan and J. Lillis. Timing-Driven Maze Routing. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 234--241, 2000.
[9]
J. Hu and S. Sapatnekar. A Timing-Constrained Simultaneous Global Routing Algorithm. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1025--1036, 2002.
[10]
J. Cong, C. Koh and P. Maddden. Interconnect Layout Optimization Under Higher Order RLC Model for MCM Designs. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1455--1463, 2001.
[11]
R. Gupta, B. Krauter, L. T. Pileggi. Transmission Line Synthesis via Constrained Multivariable Optimization. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 6--19, 1997.
[12]
C. K. Cheng, J. Lillis, S. Lin and N. Chang. Interconnect Analysis and Synthesis. John Wiley & Sons, Inc, 2000.
[13]
H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.
[14]
S. H. Hall, G. W. Hall and J. A. McCall. High-Speed Digital System Design. John Wiley & Sons, Inc, 2000.
[15]
X. Qi et al. On-Chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation. In Custom Integrated Circuits Conference, pages 487--490, 2000.
[16]
M. Xu, L. He. An Efficient Model for Frequency-Dependent On-Chip Inductance. In Great Lakes Symposium on VLSI, 2001.
[17]
M. Borah et al. An edge-based heuristic for Steiner routing. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1563--1568, 1994.

Cited By

View all
  • (2006)Parasitic Aware Routing Methodology Based on Higher Order RLCK Moment MetricsProceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design10.1109/VLSID.2006.129(141-146)Online publication date: 3-Jan-2006
  • (2006)Parasitic-Aware and Moment-driven Constraint Satisfying Non-Linear Routing Methodology2006 49th IEEE International Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2006.382214(84-88)Online publication date: Aug-2006

Index Terms

  1. Moment-driven coupling-aware routing methodology

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
    April 2005
    518 pages
    ISBN:1595930574
    DOI:10.1145/1057661
    • General Chair:
    • John Lach,
    • Program Chairs:
    • Gang Qu,
    • Yehea Ismail
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 17 April 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. coupling-aware
    2. moments
    3. routing

    Qualifiers

    • Article

    Conference

    GLSVLSI05
    Sponsor:
    GLSVLSI05: Great Lakes Symposium on VLSI 2005
    April 17 - 19, 2005
    Illinois, Chicago, USA

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 07 Mar 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2006)Parasitic Aware Routing Methodology Based on Higher Order RLCK Moment MetricsProceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design10.1109/VLSID.2006.129(141-146)Online publication date: 3-Jan-2006
    • (2006)Parasitic-Aware and Moment-driven Constraint Satisfying Non-Linear Routing Methodology2006 49th IEEE International Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2006.382214(84-88)Online publication date: Aug-2006

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media