Synthesis of skewed logic circuits

ABSTRACT

Skewed logic circuits belong to a noise-tolerant high-performance static circuit family. Skewed logic circuits can achieve performance comparable to that of Domino logic circuits but with much lower power consumption. Two factors contribute to the reduction in power. First, by exploiting the static nature of skewed logic circuits, we can alleviate the cost of logic duplication which is typically required to overcome the logic reconvergence problem in both Domino logic and skewed logic circuits. Second, a selective clocking scheme can be applied to a skewed logic circuit to reduce the clock load and hence, clock power. In this article, we propose a two-step synthesis scheme of skewed logic circuits. In the first step, an integer linear programming-based approach is presented to overcome the logic reconvergence problem in skewed logic circuits with minimal logic duplication cost. In the second step, a dynamic programming-based heuristic is applied to achieve an optimal selective clocking scheme. Experimental results show that the average power saving of skewed logic circuits over Domino logic circuits is 41.1&percent;.

REFERENCES

• 1: Synthesis of Selectively Clocked Skewed Logic Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.229, March 18-21, 2002
• 2: Aiqun Cao , Naran Sirisantana , Cheng-Kok Koh , Kaushik Roy, Integer linear programming-based synthesis of skewed logic circuits, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119953]
• 3: Sujit Dey , Franc Brglez , Gershon Kedem, Corolla based circuit partitioning and resynthesis, Proceedings of the 27th ACM/IEEE conference on Design automation, p.607-612, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123416]
• 4: Goncalves, N. F. and Man, H. J. D. 1983. NORA: a race free dynamic CMOS technique for pipelined logic structures. IEEE J. Solid State Circuits 18, 3 (June), 261--266.
• 5: Eric Martina, High-Performance, Low-Power Skewed Static Logic in Very Deep-Submicron (VDSM) Technology, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.59, September 17-20, 2000
• 6: Krambeck, R. H., Lee, C. M., and Law, H.-F. S. 1982. High-speed compact circuits with CMOS. IEEE J. Solid State Circuits 17, 3 (June), 614--619.
• 7: Prasad, M. R., Kirkpatrick, D., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1997. Domino logic synthesis and technology mapping. In Proceedings of the ACM/IEEE International Workshop on Logic Synthesis. Tahoe City, CA.
• 8: Ruchir Puri , Andrew Bjorksten , Thomas E. Rosser, Logic optimization by output phase assignment in dynamic logic synthesis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.2-7, November 10-14, 1996, San Jose, California, United States
• 9: Reddy, S. M. 1973. Complete test sets for logic functions. IEEE Trans. Comput. C-22, 11 (Nov.), 1016--1020.
• 10: Sentovich, E. M., Singh, K. J., Lavagno, L., and et al. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41 (May) University of California at Berkeley.
• 11: Naran Sirisantana , Aiqun Cao , Shawn Davidson , Cheng Kok Koh , Kaushik Roy, Selectively clocked skewed logic (SCSL): low-power logic style for high-performance applications, Proceedings of the 2001 international symposium on Low power electronics and design, p.267-270, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383160]
• 12: Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.241, September 17-20, 2000
• 13: Somasekhar, D. 1999. Power and dynamic noise considerations in high performance CMOS VLSI design. Ph.D. thesis, Purdue University.
• 14: Larry Stockmeyer, Optimal orientations of cells in slicing floorplan designs, Information and Control, v.57 n.2-3, p.91-101, May/June 1983 [doi>10.1016/S0019-9958(83)80038-2]
• 15: Design and Synthesis of Monotonic Circuits, Proceedings of the 1999 IEEE International Conference on Computer Design, p.569, October 10-13, 1999
• 16: Tyler Thorp , Gin Yee , Carl Sechen, Monotonic static CMOS and dual-VT technology, Proceedings of the 1999 international symposium on Low power electronics and design, p.151-155, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313903]
• 17: Min Zhao , Sachin S. Sapatnekar, Technology mapping for domino logic, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.248-251, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288621]
• 18: Zhao, M. and Sapatnekar, S. S. 2000. Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic. In Proceedings of the IEEE International Symposium on Circuits and Systems. Geneva, Switzerland. 309--312.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Automatic synthesis

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration); Advanced technologies

General Terms:
Algorithms, Design

Keywords:
Skewed logic, optimization, power, synthesis