Article

Owl: next generation system monitoring

Authors:

Brian S. White,

Sally A. McKee,

Hsien-Hsin S. Lee,

Jürgen JeitnerAuthors Info & Claims

CF '05: Proceedings of the 2nd conference on Computing frontiers

Pages 116 - 124

https://doi.org/10.1145/1062261.1062284

Published: 04 May 2005 Publication History

Abstract

As microarchitectural and system complexity grows, comprehending system behavior becomes increasingly difficult, and often requires obtaining and sifting through voluminous event traces or coordinating results from multiple, non-localized sources. Owl is a proposed framework that overcomes limitations faced by traditional performance counters and monitoring facilities in dealing with such complexity by pervasively deploying programmable monitoring elements throughout a system. The design exploits reconfigurable or programmable logic to realize hardware monitors located at event sources, such as memory buses. These monitors run and writeback results autonomously with respect to the CPU, mitigating the system impact of interrupt-driven monitoring or the need to communicate irrelevant events to higher levels of the system. The monitors are designed to snoop any kind of system transaction, e.g., within the core, on a bus, across the wire, or within I/O devices

References

[1]

J. M. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. A. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl. Continuous profiling: Where have all the cycles gone? In Proceedings of the 16th ACM Symposium on Operating Systems Principles, pages 357--390, Oct. 1997.

Digital Library

[2]

D. Andrews, D. Niehaus, and P. Ashenden. Programming models for hybrid CPU/FPGA chips. IEEE Computer, 37(1):118--120, Jan. 2004.

Digital Library

[3]

M. Burtscher and M. Jeeradit. Compressing extended program traces using value predictors. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 159--169, Oct. 2003.

Digital Library

[4]

B. Calder, C. Krintz, S. John, and T. Austin. Cache-conscious data placement. In Proceedings of the 8th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 139--149, Oct. 1998.

Digital Library

[5]

B. Calder, T. Sherwood, E. Perelman, and G. Hamerley. Simpoint. http://www.cs.ucsd.edu/calder/simpoint/, 2003.

[6]

M. L. Corliss, E. C. Lewis, and A. Roth. DISE: A programmable macro engine for customizing applications. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 362--373, June 2003.

Digital Library

[7]

L. DeRose, K. Ekanadham, J. Hollingsworth, and S. Sbaraglia. SIGMA: A simulator infrastructure to guide memory analysis. In Proceedings of IEEE/ACM Supercomputing '02, Nov. 2002.

Digital Library

[8]

R. Desikan, D. Burger, and S. Keckler. Measuring experimental error in multiprocessor simulation. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 266--277, June 2001.

Digital Library

[9]

R. Desikan, D. Burger, S. Keckler, and T. Austin. Sim-alpha: a validated, execution-driven Alpha 21264 simulator. Technical Report TR-01-23, Department of Computer Sciences, The University of Texas at Austin, 2001.

[10]

Digital Equipment Corporation. ATOM User Manual, Mar. 1994.

[11]

C. Ding and K. Kennedy. Improving cache performance in dynamic applications through data and computation reorganization at run time. In Proceedings of the 1999 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 229--241, May 1999.

Digital Library

[12]

C. Ding and Y. Zhong. Compiler-directed run-time monitoring of program data access. In First ACM SIGPLAN Workshop on Memory System Performance (MSP), pages 1--12, June 2002.

Digital Library

[13]

E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predicting program behavior and its variability. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 220--231, Sept. 2003.

Digital Library

[14]

Intel. Intel Itanium Architecture Software Developer's Manual, 2000.

Digital Library

[15]

Intel. Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, 2002.

[16]

W. Karl, M. Leberecht, and M. Schulz. Optimizing data locality for SCI-based PC-clusters with the SMiLE monitoring approach. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 169--176, Oct. 1999.

Digital Library

[17]

J. Marathe, F. Mueller, T. Mohan, B. de Supinski, S. McKee, and A. Yoo. METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting. In Proceedings of the First Annual Symposium on Code Generation and Optimization, pages 289--300, Mar. 2003.

Digital Library

[18]

M. Martonosi, D. W. Clark, and M. Mesarina. The SHRIMP performance monitor: Design and applications. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (Sigmetrics '96), pages 61--69, May 1996.

Digital Library

[19]

M. Martonosi, D. Ofelt, and M. Heinrich. Integrating performance monitoring and communication in parallel computers. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (Sigmetrics '96), pages 138--147, May 1996.

Digital Library

[20]

T. Mohan, B. de Supinski, S. McKee, F. Mueller, A. Yoo, and M. Schulz. Identifying and exploiting spatial regularity in data memory references. In Proceedings of IEEE/ACM Supercomputing '03, Nov. 2003.

Digital Library

[21]

A.-T. Nguyen, M. Michael, A. Sharma, and J. Torrellas. The augmint multiprocessor simulation toolkit for intel x86 architectures. In Proceedings of 1996 International Conference on Computer Design, October 1996.

Digital Library

[22]

M. Prvulovic and J. Torrellas. Reenact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 110--121, June 2003.

Digital Library

[23]

M. Schulz, J. Tao, J. Jeitner, and W. Karl. A proposal for a new hardware cache monitoring architecture. In Proceedings of the Workshop on Memory Systems Performance (MSP 2002), June 2002.

Digital Library

[24]

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 45--57, Oct. 2002.

Digital Library

[25]

B. Sprunt. The basics of performance-monitoring hardware. IEEE Micro, pages 64--71, July/August 2002.

Digital Library

[26]

B. Sprunt. Pentium 4 performance-monitoring features. IEEE Micro, pages 72--82, July/August 2002.

Digital Library

[27]

Sun Microsystems. Ultra-SPARC-IIi User's Manual, 1997.

[28]

J. Teifel and R. Manohar. Highly Pipelined Asynchronous FPGAs. In Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays, pages 133--142, Feb. 2004.

Digital Library

[29]

J. Veenstra and R. Fowler. MINT: A front end for efficient simulation of shared-memory multiprocessors. In Proceedings of the 2nd International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 201--207, Jan. 1994.

Digital Library

[30]

R. Wahbe, S. Lucco, T. E. Anderson, and S. L. Graham. Efficient software-based fault isolation. In Proceedings of the 14th ACM Symposium on Operating Systems Principles, pages 203--216, Dec. 1993.

Digital Library

[31]

R. Wisniewski, P. Sweeney, K. Sudeep, M. Hauswirth, E. Duesterwald, C. Cascaval, and R. Azimi. Performance and environment monitoring for whole-system characterization and optimization. In P=AC{2} Conference on Power/Performance Interaction with Architecture, Circuits, and Compilers, pages 1--10, Oct. 2004.

[32]

S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24--36, June 1995.

Digital Library

[33]

M. Xu, R. Bodik, and M. Hill. A flight data recorder for enabling full-system multiprocessor deterministic replay. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 122--135, June 2003.

Digital Library

[34]

Y. Zhong, C. Ding, and K. Kennedy. Reuse distance analysis for scientific programs. In Proceedings of the Workshop on Languages, Compilers, and Runtime-Systems for Scalable Computers, Mar. 2002.

[35]

Y. Zhong, S. G. Dropsho, and C. Ding. Miss rate prediction across all program inputs. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 79--90, Sept. 2003.

Digital Library

Cited By

Banerjee MBorges CChoo KLee JNicopoulos C(2020)A Hardware-assisted Heartbeat Mechanism for Fault Identification in Large-scale IoT SystemsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2020.3009212(1-1)Online publication date: 2020
https://doi.org/10.1109/TDSC.2020.3009212
Valente GDi Mascio TPomante LStoico V(2020)An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the “Design for Monitorability” Project - Work-in-Progress2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)10.1109/CODESISSS51650.2020.9244025(40-42)Online publication date: 20-Sep-2020
https://doi.org/10.1109/CODESISSS51650.2020.9244025
Lee JDebnath MPatki AHasan MNicopoulos C(2018)Hardware-Based Online Self-Diagnosis for Faulty Device Identification in Large-Scale IoT Systems2018 IEEE/ACM Third International Conference on Internet-of-Things Design and Implementation (IoTDI)10.1109/IoTDI.2018.00019(96-104)Online publication date: Apr-2018
https://doi.org/10.1109/IoTDI.2018.00019
Show More Cited By

Index Terms

Owl: next generation system monitoring
1. General and reference
  1. Cross-computing tools and techniques
    1. Measurement
    2. Metrics

Recommendations

PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness

The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their ...
Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC)

With the rapid development of semiconductor technology, more complicated systems have been integrated into single chips. However, system performance is not increased in proportion to the gate-count of the system. This is mainly because the optimized ...
Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs
SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

Newest technologies of integrated circuits fabrication allow billions of transistors arranged in a single chip enabling to implement a complex parallel system, which requires a high scalable and parallel communication architecture, such as a Network-on-...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CF '05: Proceedings of the 2nd conference on Computing frontiers

May 2005

467 pages

ISBN:1595930191

DOI:10.1145/1062261

General Chair:
Nader Bagherzadeh,
Program Chairs:
Mateo Valero,
Alex Ramirez

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 May 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

CF05

Sponsor:

CF05: Computing Frontiers Conference

May 4 - 6, 2005

Ischia, Italy

Acceptance Rates

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Sponsor:
sigmicro

22nd ACM International Conference on Computing Frontiers

May 28 - 30, 2025

Cagliari , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

19
Total Citations
View Citations
556
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)2

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Banerjee MBorges CChoo KLee JNicopoulos C(2020)A Hardware-assisted Heartbeat Mechanism for Fault Identification in Large-scale IoT SystemsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2020.3009212(1-1)Online publication date: 2020
https://doi.org/10.1109/TDSC.2020.3009212
Valente GDi Mascio TPomante LStoico V(2020)An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the “Design for Monitorability” Project - Work-in-Progress2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)10.1109/CODESISSS51650.2020.9244025(40-42)Online publication date: 20-Sep-2020
https://doi.org/10.1109/CODESISSS51650.2020.9244025
Lee JDebnath MPatki AHasan MNicopoulos C(2018)Hardware-Based Online Self-Diagnosis for Faulty Device Identification in Large-Scale IoT Systems2018 IEEE/ACM Third International Conference on Internet-of-Things Design and Implementation (IoTDI)10.1109/IoTDI.2018.00019(96-104)Online publication date: Apr-2018
https://doi.org/10.1109/IoTDI.2018.00019
Ziabari AUbal RSchaa DKaeli D(2015)Visualization of OpenCL application execution on CPU-GPU systemsProceedings of the Workshop on Computer Architecture Education10.1145/2795122.2795125(1-8)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2795122.2795125
Lee JLysecky R(2015)System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded SystemsACM Transactions on Design Automation of Electronic Systems10.1145/271731020:3(1-27)Online publication date: 24-Jun-2015
https://dl.acm.org/doi/10.1145/2717310
Kramer DKarl W(2012)A Scalable Monitoring Infrastructure for Self-Organizing Many-Core ArchitecturesProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.12(42-49)Online publication date: 5-Sep-2012
https://dl.acm.org/doi/10.1109/DSD.2012.12
Xiang XBao BBai TDing CChilimbi T(2011)All-window profiling and composable models of cache sharingACM SIGPLAN Notices10.1145/2038037.194156746:8(91-102)Online publication date: 12-Feb-2011
https://dl.acm.org/doi/10.1145/2038037.1941567
Nair AShankar KLysecky R(2011)Efficient hardware-based nonintrusive dynamic application profilingACM Transactions on Embedded Computing Systems10.1145/1952522.195252510:3(1-22)Online publication date: 5-May-2011
https://dl.acm.org/doi/10.1145/1952522.1952525
Xiang XBao BBai TDing CChilimbi TCascaval CYew P(2011)All-window profiling and composable models of cache sharingProceedings of the 16th ACM symposium on Principles and practice of parallel programming10.1145/1941553.1941567(91-102)Online publication date: 12-Feb-2011
https://dl.acm.org/doi/10.1145/1941553.1941567
Schmidt ASass R(2011)Improving FPGA Design and Evaluation Productivity with a Hardware Performance Monitoring InfrastructureProceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs10.1109/ReConFig.2011.53(422-427)Online publication date: 30-Nov-2011
https://dl.acm.org/doi/10.1109/ReConFig.2011.53
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten