Fast, efficient, recovering, and irreversible

ABSTRACT

Recent advances in CMOS VLSI design have taken us to real working chips that rely on controlled charge recovery to operate at sub-stantially lower power dissipation levels than their conventional counterparts. In this paper, we present two such chips that were designed in our research group and highlight some of the promising charge-recovery techniques in practice. Although their origins can be traced back to the early adiabatic circuits, these techniques approach energy recycling from a more practical angle, shedding reversibility to achieve operating frequencies in excess of 1GHz with relatively low overheads

References

1. M. Amer, M. Bolotski, P. Alvelda, and T. Knight. A 160x120 pixel liquid-crystal-on-silicon microdisplay with an adiabatic dac. In IEEE International Solid-State Circuits Conference, November 1999.
2. W. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J.-S. Moon, L. Svensson, and M. Bolotski. The design and implmementation of a low-power clock-powered microprocessor. IEEE Journal of Solid-State Circuits, SC-35(11):1561--1570, November 2000.
3. W. C. Athas, N. Tzartzanis, L. J. Svensson, and L. Peterson. A low-power microprocessor based on resonant energy. IEEE Journal of Solid-State Circuits, SC-32(11):1693--1701, November 1997.
4. C. H. Bennett and R. Landauer. The fundamental physical limits of computation. Scientific American, 253(1):38--46, July 1985.
5. J. Chueh, C. Ziesler, and M. Papaefthymiou. Two-phase resonant clock distribution. In Unpublished Manuscript, 2005.
6. M. Frank. Reversibility for efficient computing. Ph.D. thesis, MIT, 1999.
7. J. Kim, C. H. Ziesler, and M. C. Papaefthymiou. Energy recovering static memory. In Proceedings of International Symposium on Low-Power Electronics and Design, August 2002.
8. S. Kim and M. C. Papaefthymiou. Single-phase source-coupled adiabatic logic. In Proceedings of International Symposium on Low-Power Electronics and Design, pages 97--99, August 1999.
9. S. Kim, C. Ziesler, and M. C. Papaefthymiou. A true single-phase 8-bit adiabatic multiplier. In Proc. 38th ACM/IEEE Design Automation Conference, June 2001.
10. S. Kim, C. H. Ziesler, and M. C. Papaefthymiou. A true single-phase energy-recovery multiplier. IEEE Transactions on VLSI Systems, (2):194--207, April 2003.
11. A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson, and T. R. Wik. Adiabatic computing with the 2N-2N2D logic family. In Digest of Technical Papers of IEEE Symposium on VLSI Circuits, pages 25--26, April 1994.
12. A. Kramer, J. S. Denker, B. Flower, and J. Moroney. 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. In 1995 International Symposium on Low Power Design, pages 191--196, 1995.
13. J. Lim, D. Kim, and S. Chae. A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems. IEEE Journal of Solid-State Circuits, SC-34(6):898--903, June 1999.
14. D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. W. Current. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(4):460--463, August 2000.
15. Y. Moon and D. Jeong. An efficient charge recovery logic circuit. IEEE Journal of Solid-State Circuits, SC-31(4):514--522, April 1996.
16. Y. Moon and D. K. Jeong. A 32x32-b adiabatic register file with supply clock generator. IEEE Journal of Solid-State Circuits, SC-33(5):696--701, May 1998.
17. V. G. Oklobdzija and D. Maksimovic. Pass-transistor adiabatic logic using single power-clock supply. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 44(10):842--846, October 1997.
18. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanism and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2):305--327, February 2003.
19. V. Sathe, C. Ziesler, and M. Papaefthymiou. Boost logic: A high speed energy recovery circuit family. In Unpublished Manuscript, 2005.
20. D. Somasekhar, Y. Ye, and K. Roy. An energy recovering static RAM memory core. In Proceedings of International Symposium on Low Power Design, April 1995.
21. N. Tzartzanis, W.C. Athas, and L. Svensson. A low-power SRAM with resonantly powered data, address, word, and bit lines. In European Solid-State Circuits Conference, 2000.
22. C. Vieri. Reversible computer engineering and architecture. Ph.D. thesis, MIT, 1999.
23. J. Wood, T. Edwards, and S. Lipa. Rotary travelling-wave oscillator arrays: a new clock technology. IEEE Journal of Solid-State Circuits, SC-36(11):1654--1665, November 2001.
24. S. G. Younis. Asymptotically zero energy computing using split-level charge recovery logic. Ph.D. thesis, MIT, 1994.
25. C. Ziesler, J. Kim, V. Sathe, and M. C. Papaefthymiou. A 225MHz resonant clocked ASIC chip. In Proc. of International Symposium on Low-Power Electronics and Design, August 2003.

Index Terms

• Hardware