skip to main content
10.1145/1065579.1065818acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Flexible ASIC: shared masking for multiple media processors

Published: 13 June 2005 Publication History

Abstract

ASIC provides more than an order of magnitude advantage in terms of density, speed, and power requirement per gate. However, economic (cost of masks) and technological (deep micron manufacturability) trends favor FPGA as an implementation platform. In order to combine the advantages of both platforms and alleviate their disadvantages, recently a number of approaches, such as structured ASIC/regular fabrics, have been proposed. Our goal is to introduce an approach that has the same objective, but is orthogonal to those already proposed. The idea is to implement several ASIC designs in such a way that they share the datapath, memory structure, and several bottom layers of interconnect, while each design has only a few unique metal layers. We identified and addressed two main problems in our quest to develop a CAD flow for realization of such designs. They are: (i) the creation of the datapath, and (ii) the identification of common and unique interconnects for each design. Both problems are solved optimally using ILP formulations. We assembled a design flow platform using two new programs and the Trimaran and Shade tools. We quantitatively analyzed the advantages and disadvantages of the approach using the Mediabench benchmark suite.

References

[1]
R. F. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. Technical Report SMLI 93-12, UWCSE 93-06-06, 1993.
[2]
J. Cong, Y. Fan, X. Yang, and Z. Zhang. Architecture and synthesis for multi-cycle communication. In International Symposium on Physical Design, pages 190--196, 2003.
[3]
M. Garey and D. Johnson. Computers and Intractability. W.H. Freeman, 1979.
[4]
http://www.fma.fujitsu.com/accel/main01.asp.
[5]
http://www.lsilogic.com/products/rapidchip_platform_asic/index.html.
[6]
B. Hu, H. Jiang, Q. Liu, and M. Marek-Sadowska. Synthesis and placement flow for gain-based programmable regular fabrics. In International Symposium on Physical Design, pages 197--203, 2003.
[7]
A. Kahng, I. Bolsens, J. Cohn, B. Gupta, C. Hamlin, Z. Orbach, and L. Pileggi. What is the next implementation fabric? IEEE Design and Test of computers, 20(6):86--95, Nov. 2003.
[8]
V. Kheterpal, A. J. Strojwas, and L. Pileggi. Routing architecture exploration for regular fabrics. In Conference on Design Automation, pages 204--207, 2004.
[9]
D. E. Lackey, P. S. Zuchowski, and J. Koehl. Designing mega-ASICs in nanogate technologies. In Conference on Design Automation, pages 770--775, 2003.
[10]
C. Lee, W. Mangione-Smith, and M. Potkonjak. Mediabench: A tool for evaluating multimedia and communication systems. In MICRO-30 Conference, pages 330--335, Nov. 1997.
[11]
F. Mo and R. K. Brayton. Fishbone: a block-level placement and routing scheme. In International Symposium on Physical Design, pages 204--209, 2003.
[12]
T. Okamoto, T. Kimoto, and N. Maeda. Design methodology and tools for NEC electronics' structured ASIC ISSP. In International Symposium on Physical Design, pages 90--96, 2004.
[13]
L. Pileggi, et al. Exploring regular fabrics to optimize the performance-cost trade-off. In Conference on Design Automation, pages 782--787, 2003.
[14]
Y. Ran and M. Marek-Sadowska. On designing via-configurable cell blocks for regular fabrics. In Conference on Design Automation, pages 198--203, 2004.
[15]
D. D. Sherlekar. Design considerations for regular fabrics. In International Symposium on Physical Design, pages 97--102, 2004.
[16]
Trimaran. http://www.trimaran.org/.
[17]
K. Wu and Y. Tsai. Structured ASIC, evolution or revolution? In International Symposium on Physical Design, pages 103--106, 2004.
[18]
P. S. Zuchowski, C. B. Reynolds, R. J. Grupp, S. G. Davis, B. Cremen, and B. Troxel. A hybrid ASIC and FPGA architecture. In International Conference on Computer-aided Design, pages 187--194, 2002.

Cited By

View all

Index Terms

  1. Flexible ASIC: shared masking for multiple media processors

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '05: Proceedings of the 42nd annual Design Automation Conference
    June 2005
    984 pages
    ISBN:1595930582
    DOI:10.1145/1065579
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 13 June 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. ASIC
    2. interconnect
    3. optimization

    Qualifiers

    • Article

    Conference

    DAC05
    Sponsor:
    DAC05: The 42nd Annual Design Automation Conference 2005
    June 13 - 17, 2005
    California, Anaheim, USA

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 15 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2022)Cycle Mutation: Evolving Permutations via Cycle InductionApplied Sciences10.3390/app1211550612:11(5506)Online publication date: 29-May-2022
    • (2017)MoonwalkACM SIGARCH Computer Architecture News10.1145/3093337.303774945:1(511-526)Online publication date: 4-Apr-2017
    • (2017)MoonwalkACM SIGPLAN Notices10.1145/3093336.303774952:4(511-526)Online publication date: 4-Apr-2017
    • (2017)MoonwalkACM SIGOPS Operating Systems Review10.1145/3093315.303774951:2(511-526)Online publication date: 4-Apr-2017
    • (2017)MoonwalkProceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3037697.3037749(511-526)Online publication date: 4-Apr-2017
    • (2010)Design space exploration for an embedded processor with flexible datapath interconnectASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors10.1109/ASAP.2010.5540812(55-62)Online publication date: Jul-2010
    • (undefined)Self-Managed Super Funds - the Tax Office PerspectiveSSRN Electronic Journal10.2139/ssrn.3087635

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media