Article

MP core: algorithm and design techniques for efficient channel estimation in wireless applications

Authors:

Andrew P. Brown,

Ronald A. Iltis,

Timothy Sherwood,

Ryan KastnerAuthors Info & Claims

DAC '05: Proceedings of the 42nd annual Design Automation Conference

Pages 297 - 302

https://doi.org/10.1145/1065579.1065658

Published: 13 June 2005 Publication History

Abstract

Channel estimation and multiuser detection are enabling technologies for future generations of wireless applications. However, sophisticated algorithms are required for accurate channel estimation and multiuser detection, and real-time implementation of these algorithms is difficult. This paper presents architectural design methods for wireless channel estimation which can be leveraged to enable real-time multiuser detection. We redesign the matching pursuit (MP) channel estimation algorithm to reduce the complexity while maintaining the estimation accuracy. Furthermore, we develop a parameterized intellectual property (IP) core, which provides a hardware implementation of the MP algorithm. Experimental results demonstrate the effectiveness and ef- ficiency of the new algorithm and IP core for channel estimation. The implementation of our MP core on a modern, high performance reconfigurable system is about 216 times faster than running the algorithm on a state of the art microprocessor. The MP core possesses the speed required for performing true multiuser detection, enabling future generations of wireless communication applications.

References

[1]

P. Belanovic and M. Leeser. A library of parameterized floating-point modules and their use. In FPL 2002, 2002.

Digital Library

[2]

A. D. Blackowiak and S. D. Rajan. Multi-path estimates via optimizing highly oscillatory cost functions. In IEEE J. Oceanic Eng., volume 30, July 1998.

[3]

S. F. Cotter and B. D. Rao. Sparse channel estimation via matching pursuit with application to equalization. IEEE Trans. Communications, 50:374--377, Mar. 2002.

[4]

S. Mahlke et al. Bit-width cognizant architecture synthesis of custom hardware accelerators. In IEEE Trans. on Computer-Aided Design, Nov. 2001.

Digital Library

[5]

J. J. Fuchs. Multipath time-delay detection and estimation. IEEE Trans. Signal Processing, 47:237--243, 1999.

Digital Library

[6]

A. A. Gaffarl, O. Mencerl, W. Luk, and P. Y. K. Cheung. Unifying bit-width optimisation for fixed-point and floating-point designs. In IEEE Trans. on Computer-Aided Design, Nov. 2001.

Digital Library

[7]

C. Huang, S. Ravi, A. Raghunathan, and N. K. Jha. High-level synthesis of distributed logic-memory architectures. In Proc. Int. Conf. Computer-Aided Design, Nov. 2002.

Digital Library

[8]

R. A. Iltis and S. Kim. Geometric derivation of expectation-maximization and generalized successive interference cancellation algorithms with CDMA channel estimation. IEEE Trans. Signal Processing, 51(5):1367--1377, May 2003.

Digital Library

[9]

M. F. Jacome and H. P. Peixoto. A survey of digital design reuse. In IEEE Design and Test of Computers, May 2001.

Digital Library

[10]

S. Kim and R. A. Iltis. A matching pursuit/GSIC-based algorithm for DS-CDMA sparse channel estimation. IEEE Signal Processing Letters, 11:12--15, Jan. 2004.

[11]

S. Meguerdichian, F. Koushanfer, A. Mogre, D. Petranovic, and M. Potkonjak. Metacores: design and optimization techinques. In DAC., Las Vegas, Nevada, June 2001.

Digital Library

[12]

G. D Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.

Digital Library

[13]

J. Proakis. Digital Communications. McGraw-Hill, New York, NY, 1995.

[14]

S. Rajagopal, S. Bhashyam, and J. R. Cavallaro. Real-time algorithms and architectures for multiuser channel estimation and dectection in wireless base-station receivers. In IEEE Tran. on Wireless Comm., number 3, pages 374--377, July 2002.

Digital Library

[15]

M. Stephenson, J.Babb, and S. Amarasinghe. Bitwidth analysis with application to silicon compilation. In IEEE Trans. on Computer-Aided Design, Nov. 2001.

Digital Library

[16]

L. Vanzago, B. Bhattacharya, J. Cambonie, and L. Lavagno. Design space exploration for a wireless protocol on a reconfigurable platform. In DATE'03, Munich, Germany, Mar. 2003.

Digital Library

[17]

S. Verdu. Multiuser detection. Cambridge University Press, New York, Oct. 1998.

Digital Library

[18]

Xilinx, INC. Virtex-II 1.5V Field Programmable Gated Arrays Datasheet, Oct. 2001.

Cited By

Zakharov YNascimento VDe Lamare RDe Almeida Neto F(2017)Low-Complexity DCD-Based Sparse Recovery AlgorithmsIEEE Access10.1109/ACCESS.2017.27158825(12737-12750)Online publication date: 2017
https://doi.org/10.1109/ACCESS.2017.2715882
Khurshid BMir R(2014)A Hardware Intensive Approach for Efficient Implementation of Numerical Integration for FPGA PlatformsProceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems10.1109/VLSID.2014.60(312-317)Online publication date: 5-Jan-2014
https://dl.acm.org/doi/10.1109/VLSID.2014.60
Lofgren JLiu LEdfors ONilsson P(2014)Improved Matching-Pursuit Implementation for LTE Channel EstimationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2013.226469561:1(226-237)Online publication date: Jan-2014
https://doi.org/10.1109/TCSI.2013.2264695
Show More Cited By

Index Terms

MP core: algorithm and design techniques for efficient channel estimation in wireless applications
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis

Recommendations

Sparse/dense channel estimation with non‐zero tap detection for 60‐GHz beam training

Estimation of the multipath channel in 60‐GHz communications is challenging, because the channel may be sparse or dense during beam training. Specifically, because of the variation of the number of non‐zero taps, it is hard for common estimators to obtain ...
Pilot-aided chip-interleaved DS-CDMA transmission over time-varying channels

Time-varying multipath fading associated with the wireless link limits the capacity of a wireless system. In order to adapt to this adverse radio environment efficiently, we investigate the use of a pilot-aided fade-resistant transmission scheme for the ...
Impact of MAI and channel estimation errors on the performance of Rake receivers in UWB communications

The performance of Rake receivers for ultrawide-bandwidth communications is discussed, taking into account the effects of multiple access interference (MAI) and channel estimation errors. Two alternative signaling formats are considered: time-hopping ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '05: Proceedings of the 42nd annual Design Automation Conference

June 2005

984 pages

ISBN:1595930582

DOI:10.1145/1065579

General Chair:
William H. Joyner
IBM Corp./SRC
,
Program Chairs:
Grant E. Martin
Tensilica, Inc.
,
Andrew B. Kahng
University of California at San Diego, CA

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC05

Sponsor:

DAC05: The 42nd Annual Design Automation Conference 2005

June 13 - 17, 2005

California, Anaheim, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
263
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zakharov YNascimento VDe Lamare RDe Almeida Neto F(2017)Low-Complexity DCD-Based Sparse Recovery AlgorithmsIEEE Access10.1109/ACCESS.2017.27158825(12737-12750)Online publication date: 2017
https://doi.org/10.1109/ACCESS.2017.2715882
Khurshid BMir R(2014)A Hardware Intensive Approach for Efficient Implementation of Numerical Integration for FPGA PlatformsProceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems10.1109/VLSID.2014.60(312-317)Online publication date: 5-Jan-2014
https://dl.acm.org/doi/10.1109/VLSID.2014.60
Lofgren JLiu LEdfors ONilsson P(2014)Improved Matching-Pursuit Implementation for LTE Channel EstimationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2013.226469561:1(226-237)Online publication date: Jan-2014
https://doi.org/10.1109/TCSI.2013.2264695
Khurshid BMir RKumar AKumar S(2014)A hybrid-radix approach for efficient implementation of unfolded CORDIC architectures for FPGA platforms2014 International Conference on Signal Processing and Integrated Networks (SPIN)10.1109/SPIN.2014.6776996(453-457)Online publication date: Feb-2014
https://doi.org/10.1109/SPIN.2014.6776996
Zarifi TMalek M(2014)FPGA implementation of image processing technique for blood samples characterizationComputers and Electrical Engineering10.1016/j.compeleceng.2013.07.00740:5(1750-1757)Online publication date: 1-Jul-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2013.07.007
Zakharov YNascimento V(2013)DCD-RLS Adaptive Filters With Penalties for Sparse IdentificationIEEE Transactions on Signal Processing10.1109/TSP.2013.225834061:12(3198-3213)Online publication date: 1-Jun-2013
https://dl.acm.org/doi/10.1109/TSP.2013.2258340
Zakharov YNascimento V(2012)Homotopy algorithm using dichotomous coordinate descent iterations for sparse recovery2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)10.1109/ACSSC.2012.6489128(820-824)Online publication date: Nov-2012
https://doi.org/10.1109/ACSSC.2012.6489128
Lofgren JEdfors ONilsson P(2011)Improved matching pursuit algorithm and architecture for LTE Channel Estimation2011 IEEE International Symposium of Circuits and Systems (ISCAS)10.1109/ISCAS.2011.5937603(466-469)Online publication date: May-2011
https://doi.org/10.1109/ISCAS.2011.5937603
Mirzaei SKastner RHosangadi A(2010)Layout aware optimization of high speed fixed coefficient FIR filters for FPGAsInternational Journal of Reconfigurable Computing10.1155/2010/6976252010(1-17)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/697625
Irturk ABenson BMirzaei SKastner R(2010)GUSTOACM Transactions on Embedded Computing Systems10.1145/1721695.17216989:4(1-21)Online publication date: 6-Apr-2010
https://dl.acm.org/doi/10.1145/1721695.1721698
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten