Automatic generation of application-specific systems based on a micro-programmed Java core

ABSTRACT

This paper describes a co-design based approach for automatic generation of application specific systems, suitable for FPGA-centric embedded applications. The approach augments a processor core with hardware accelerators extracted automatically from a high-level specification (Java) of the application, to obtain a custom system, optimised for the target application. We advocate herein the use of a microprogrammed core as the basis for system generation in order to hide the hardware access operations in the micro-code, while conserving the core data-path (and clock frequency). To prove the feasibility of our approach, we also present an implementation based on a modified version of the Java Optimized Processor soft core on a Xilinx Virtex-II FPGA.

REFERENCES

• 1: P. Andersson and K. Kuchcinski. Automatic local memory architecture generation for data reuse in custom data paths. In International Conference on Engineering of Reconfigurable Systems and Algorithms, June 21-24 2004.
• 2: J. M. P. Cardoso and H. C. Neto. Fast hardware compilation of behaviors into an FPGA-based dynamic reconfigurable computing system. In The XII Symposium on Integrated Circuits and System Design, pages 150--153, October 1999.
• 3: Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002 [doi>10.1145/508352.508353]
• 4: Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
• 5: Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
• 6: IBM. On-chip peripheral bus, architecture specifications, version 2.1. Technical Report SA-14-2528-02, IBM, 2001.
• 7: Insight Memec. http://www.insight-electronics.com/ memec/iplanet/link1/virtex11mbv1000.pdf.
• 8: Kenneth B. Kent , Hejun Ma , Micaela Serra, Rapid Prototyping of a Co-Designed Java Virtual Machine, Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping (RSP'04), p.164-171, June 28-30, 2004 [doi>10.1109/RSP.2004.35]
• 9: A. Nilsson. Compiling Java for real-time systems. Licentiate thesis, Lund Institute of Technology, 2004.
• 10: M. Schoeberl. JOP: A java optimized processor. In Workshop on Java Technologies for Real-Time and Embedded Systems, November 2003.
• 11: SystemC. the open systemC initiative. http://www.systemc.org.
• 12: Xilinx. MicroBlaze Processor Reference Guide, EDK v6.2 edition, June 14 2004.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

Keywords:
FPGA, Java, co-design, system-on-chip