Cited By
View all- Karunakaran SPavan KReddy P(2021)VLSI Implementation of a High Speed and Area efficient N-bit Digital CMOS Comparator2021 Second International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE)10.1109/ICSTCEE54422.2021.9708574(1-4)Online publication date: 16-Dec-2021
- Kumar RShaleen Singh S(2020)A Modified Inter-Stage Binary Comparator Based on Parallel Prefix for Low Power and High-Density Applications2020 IEEE 7th Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON)10.1109/UPCON50219.2020.9376557(1-6)Online publication date: 27-Nov-2020
- Tyagi PPandey R(2020) High‐speed and area‐efficient scalable N ‐bit digital comparator IET Circuits, Devices & Systems10.1049/iet-cds.2018.556214:4(450-458)Online publication date: 10-Mar-2020
- Show More Cited By