Understanding the energy efficiency of SMT and CMP with multiclustering

ABSTRACT

In this paper we study the energy efficiency of SMT and CMP with multiclustering. Through a detailed design space exploration, we show that clustering closes the energy efficiency gap between SMT and CMP at equal performance points. Specifically, we show that the energy efficiency of CMP compared to SMT at a given performance decreases from a maximum of 25% in a monolithic processor case to 6% when the processor resources are clustered. By carefully considering floorplans, we show that this is, in part, enabled by the small energy consumption (less than 3%) of the interconnection buses required for clustering, even with SMT. As the gap narrows, we show that the efficiency of SMT versus CMP depends on the contribution of leakage energy: at lower leakage, the CMP tends to be better than the SMT, while the SMT outperforms the CMP at higher leakage levels. We demonstrate these results over a wide range of performance and machine configurations

REFERENCES

• 1: Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy
• 2: K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, "The Case for a Single-Chip Multiprocessor," SIGOPS Oper. Syst. Rev., vol. 30, no. 5, pp. 2--11, 1996.
• 3: Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron , Pradip Bose, Understanding the energy efficiency of simultaneous multithreading, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013251]
• 4: Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France [doi>10.1145/1006209.1006238]
• 5: Stefanos Kaxiras , Girija Narlikar , Alan D. Berenbaum , Zhigang Hu, Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502254]
• 6: Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005 [doi>10.1109/HPCA.2005.25]
• 7: G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal Q1, 2001.
• 8: E. J. McLellan , D. A. Webb, The Alpha 21264 Microprocessor Architecture, Proceedings of the International Conference on Computer Design, p.90, October 05-05, 1998
• 9: Victor V. Zyuban , Peter M. Kogge, Inherently Lower-Power High-Performance Superscalar Architectures, IEEE Transactions on Computers, v.50 n.3, p.268-285, March 2001 [doi>10.1109/12.910816 ]
• 10: Fernando Latorre , José González , Antonio González, Back-end assignment schemes for clustered multithreaded processors, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France [doi>10.1145/1006209.1006254]
• 11: Ramon Canal , Joan-Manuel Parcerisa , Antonio González, Dynamic code partitioning for clustered architectures, International Journal of Parallel Programming, v.29 n.1, p.59-79, 2001 [doi>10.1023/A:1026483904675]
• 12: Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, United States
• 13: Paul Racunas , Yale N. Patt, Partitioned first-level cache design for clustered microarchitectures, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782820]
• 14: Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 15: Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, United States
• 16: S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches." Compaq WRL TR-93-5, July 1994.
• 17: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 18: Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, United States
• 19: Jason Cong , David Zhigang Pan, Interconnect estimation and planning for deep submicron designs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.507-510, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309988]
• 20: D. C. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0," Technical Report CS-TR-97-1342, U. of Wisconsin, Madison, June 1997.
• 21: Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 22: Tanay Karnik , Shekhar Borkar , Vivek De, Sub-90nm technologies: challenges and opportunities for CAD, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.203-206, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774602]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design, Experimentation, Performance

Keywords:
chip multiprocessing, energy efficiency, simultaneous multithreading