skip to main content
10.1145/1081081.1081094acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
Article

T-shaped association of transistors: modeling of multiple channel lengths and regular associations

Published: 04 September 2005 Publication History

Abstract

This work presents an analysis of a new type of composite transistor specially suited for the design of analog integrated circuits: the T-shape association of transistors. This association is composed by non-equal size unit transistors arranged in a series-parallel array with common gate, which can substitute the conventional rectangular transistors with advantages in some aspects, such as better high-frequency performance, lower output conductance and layout regularity. Dedicated tools that automatically translate the single transistors into equivalent associations without degradation in the overall circuit specifications guarantee the compatibility with the conventional analog design methodology. Some properties and applications are discussed in this paper. Experimental and simulated characteristics are shown in order to verify the behavior of the association.

References

[1]
A. Arnaud and C. Galup-Montoro. A compact model for flicker noise in MOS transistors for analog circuit design. IEEE Transactions on Electron Devices, 50(8):1815--1818, August 2003.
[2]
A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro. An MOS transistor model for analog circuit design. IEEE Journal of Solid-State Circuits, 33(10):1510--1519, October 1998.
[3]
G. V. der Plas, J. Vandenbussche, G. Gielen, and W. Sansen. A layout synthesis methodology for array-type analog blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(6):645--661, June 2002.
[4]
P. G. Drennan and C. C. McAndrew. Understanding MOSFET mismatch for analog design. IEEE Journal of Solid-State Circuits, 38(3):450--456, March 2003.
[5]
R. Fiorelli, A. Arnaud, and C. Galup-Montoro. Series-parallel association of transistors for the reduction of random offset in non-unity gain current mirrors. In International Symposium on Circuits and Systems (ISCAS), volume 1, Vancouver, Canada, May 2004.
[6]
C. Gallup-Montoro, M. Schneider, and I. Loss. Series-parallel association of FET's for high gain and high frequency applications. IEEE Journal of Solid-State Circuits, 29(9), September 1994.
[7]
A. Girardi and S. Bampi. Lit - an automatic layout generation tool for trapezoidal association of transistors for basic analog building blocks. In Design Automationa and Test in Europe, March 2003.
[8]
D. Integration. Smash Circuit Simulator Manual. Meylan, France, 2002.
[9]
W. Maly. Computer-aided design for VLSI circuit manufacturability. Proceedings of the IEEE, 78(2):356--392, February 1990.

Cited By

View all
  • (2008)Early voltage and saturation voltage improvement in deep sub-micron technologies using associations of transistorsProceedings of the 21st annual symposium on Integrated circuits and system design10.1145/1404371.1404406(105-110)Online publication date: 1-Sep-2008
  • (2006)A band-pass Gm-C Filter design based on gm/ID methodology and characterizationProceedings of the 19th annual symposium on Integrated circuits and systems design10.1145/1150343.1150401(232-237)Online publication date: 28-Aug-2006

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design
September 2005
271 pages
ISBN:1595931740
DOI:10.1145/1081081
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 September 2005

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. MOSFET
  2. analog design
  3. associations of transistors
  4. modeling

Qualifiers

  • Article

Conference

SBCCI05
Sponsor:
SBCCI05: 18th Symposium on Integrated Circuits and System Design
September 4 - 7, 2005
Florianolpolis, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 31 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2008)Early voltage and saturation voltage improvement in deep sub-micron technologies using associations of transistorsProceedings of the 21st annual symposium on Integrated circuits and system design10.1145/1404371.1404406(105-110)Online publication date: 1-Sep-2008
  • (2006)A band-pass Gm-C Filter design based on gm/ID methodology and characterizationProceedings of the 19th annual symposium on Integrated circuits and systems design10.1145/1150343.1150401(232-237)Online publication date: 28-Aug-2006

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media