Cited By
View all- Bastos RTorres FBastos RTorres F(2019)Enhancing the Design of Body Built-In Sensor ArchitecturesOn-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits10.1007/978-3-030-29353-6_4(55-77)Online publication date: 1-Oct-2019
- Lin GHsu CKuo J(2014)Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-V
TH cells for low-power SOC designs2014 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2014.6865491(1740-1743)Online publication date: Jun-2014 - Rjoub AAlajlouni A(2012)Graph modeling for Static Timing Analysis at transistor level in nano-scale CMOS circuits2012 16th IEEE Mediterranean Electrotechnical Conference10.1109/MELCON.2012.6196385(80-83)Online publication date: Mar-2012
- Show More Cited By