FlexPath NP: a network processor concept with application-driven flexible processing paths

ABSTRACT

In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP) application sub-functions onto both SW programmable processor (CPU) resources and (re-)configurable HW building blocks, such that different packet flows are forwarded via different, optimized processing paths through the NP. Packets with well understood, relatively simple processing requirements may even bypass the central CPU complex (AutoRoute). In consequence, CPU processing resources are more effectively used and the overall NP performance and throughput are improved compared to conventional NP architectures. We present analytical performance estimations to quantify the performance advantage of FlexPath (expressed as available CPU instructions for each packet traversing the CPUs) and introduce a platform-based System on Programmable Chip (SoPC) based architecture which implements the FlexPath NP concept.

REFERENCES

• 1: Kumar, V. P., Lakshman, T.V., Stiliadis, D.: "Beyond best effort: Router architectures for the differentiated services of tomorrow's internet", IEEE Communications Magazine, vol. 36, no. 5, pp. 152--164, May 1998
• 2: Blake, Black, Carlson, Davies, Wang, Weiss: "An Architecture for Differentiated Service", RFC 2475, December 1998
• 3: Ying, Q., Zhigang, Z., Biswas, J.: "Programmable Security Devices for the Network Edge - IP Security on a Network Processor", ICACT2002, International Conference on Advanced Communications Technologies, pp. 873--880, 2002
• 4: Subbiah, B., Raivio, Y.: "Transport architecture evolution in UMTS/IMT-2000 cellular networks", International Journal of Communication Systems, Vol. 13, issue 5, pp. 371--385, August 2000
• 5: Zeadally, S., Siddiqui, F., Kubher, P.: "Voice over IP in intranet and Internet environments", IEE Proceedings Communications, vol. 151, issue 3, pp. 263-269, June 25th, 2004
• 6: Shah, N.: "Understanding Network Processors" - In: Berkeley Technical Report, September 2001
• 7: George Lawton, Will Network Processor Units Live Up to Their Promise?, Computer, v.37 n.4, p.13-15, April 2004 [doi>10.1109/MC.2004.1297292]
• 8: Chidamber Kulkarni , Matthias Gries , Christian Sauer , Kurt Keutzer, Programming challenges in network processor deployment, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951735]
• 9: J. R. Allen , B. M. Bass , C. Basso , R. H. Boivie , J. L. Calvignac , G. T. Davis , L. Frelechoux , M. Heddes , A. Herkersdorf , A. Kind , J. F. Logan , M. Peyravian , M. A. Rinaldi , R. K. Sabhikhi , M. S. Siegel , M. Waldvogel, IBM PowerNP network processor: Hardware, software, and applications, IBM Journal of Research and Development, v.47 n.2-3, p.177-193, March 2003
• 10: Spirent PPPoE AX/4000 Broadband (DSLAM) Test System, Press Release, http://www.spirentcom.com/news/press.cfm?id=965, Feb 18, 2003
• 11: DSL Forum Technical Report TR-092, "Broadband Remote Access Server Requirements Document", August 2004
• 12: Ramaswamy, R., Wolf, T.: "PacketBench: A Tool for Workload Characterization of Network Processing", IEEE 6th Annual Workshop on Workload Characterization (WWC-6), pp. 42-50, Austin, TX, October 2003
• 13: Jenkins, C.: "NPU Co-Processors", Presentation at Network Processor Conference, San Jose, CA, August 2000
• 14: Intel IXP1200 Network Processor Family, http://www.intel.com/design/network/prodbrf/27904001.pdf
• 15: IBM PowerPC 440 Product Brief, March 24, 2004, http://www-306.ibm.com/chips/techlib
• 16: IP Monitoring Project, http://ipmon.sprint.com, Traffic Profile gathered on February 6th, 2004 at the San Jose (sj-25) OC-48 (2.5 Gbit/s) link
• 17: ML310 Embedded Development Platform, Xilinx development boards, http://www.xilinx.com/ml310/

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: System architectures

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Data-flow architectures; Pipeline processors; Adaptable architectures
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.6 Internetworking
          Subjects: Routers

General Terms:
Design, Performance

Keywords:
IP networking, application-specific architectures, dynamically reconfigurable processors, hardware accelerators, network processors