skip to main content
10.1145/1086228.1086268acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

Power consumption profile analysis for security attack simulation in smart cards at high abstraction level

Published: 18 September 2005 Publication History

Abstract

Smart cards are embedded systems which are used in an increasing number of secure applications. As they store and deal with confidential and secret data many attacks are performed on these cards to reveal this private information. Consequently, the security demands on smart cards are very high. It is mandatory to evaluate the security of the design but this is performed often very late in the design process or when the chip has already been manufactured. This paper presents a hierarchical security attack simulation flow for smart card designs where security attacks can be simulated in the processor specific model at transaction layer 1 in SystemC. Therefore, the power consumption profile is analyzed at this level. Preliminary results show that this analysis at high abstraction level can be used to determine vulnerabilities of the system to security attacks. Moreover, points to insert software countermeasures can easily be identified.

References

[1]
R. Anderson, M. Kuhn, "Tamper resistance - A cautionary note," Second USENIX Workshop on Electronic Commerce, Nov '96. 1996. pp. 1--11.
[2]
Open SystemC Initiative (OSCI), "SystemC 2.0 Language Reference Manual", Revision 1.0, www.systemc.org, 2003.
[3]
J.-F. Dhem, N. Feyt, "Hardware and software symbiosis helps smart card evalution," IEEE Micro, 21(6):14-25, December 2001.
[4]
Y. Gressus, "New methodologies in smart card security design," Smart Card Security Conference, Japan, 2001.
[5]
J. J. A. Fournier, S. Moore, H. Li, R. Mullins, G. Taylor, "Security Evaluation of Asynchronous Circuits," Cryptographic Hardware and Embedded Systems - CHES 2003, 5th International Workshop, Sept. 2003, Proceedings, volume 2779-LNCS, pages 137--151. Springer-Verlag, 2003.
[6]
U. Neffe, K. Rothbart, C. Steger, R. WeiB, E. Rieger, A. Muhlberger, "System Design Based on Different Levels of Abstraction for Power-Aware Smart Cards," Austrochip 2003, - in: Tagungsband (2003). Page(s): 37--40.
[7]
K. Rothbart, U. Neffe, Ch. Steger, R. Weiss, E. Rieger, A. Muehlberger, "High level fault injection for attack simulation in smart cards," Test Symposium, 2004. (ATS 2004). Proceedings of the Thirteenth Asian, Nov. 2004. Pages:118 - 121.
[8]
K. Rothbart, U. Neffe, Ch. Steger, R. Weiss, E. Rieger, A. Muehlberger, "A Smart Card Test Environment Using Multi-Level Fault Injection in SystemC", 6th IEEE Latin-American Test Workshop (LATW'2005) Digest of Papers, March-April, 2005, pp. 103--108
[9]
MIPS Technologies, Inc. MIPS32 4KSTM Processor Core Family Software User's Manual. www.mips.com, 2001.
[10]
U. Neffe, K. Rothbart, C. Steger, R. Weiss, E. Rieger, A. Muehlberger, "Energy estimation based on hierarchical bus models for power-aware smart cards," Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, Volume: 3, Feb. 2004, pp:300 -- 305 Vol.3.
[11]
Sun Microsystems, Inc., "Java Card™ virtual machine specification," http://java.sun.com/products/javacard/, 2001.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software
September 2005
390 pages
ISBN:1595930914
DOI:10.1145/1086228
  • Conference Chair:
  • Wayne Wolf
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 September 2005

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. SystemC
  2. analysis
  3. attack
  4. embedded security
  5. fault injection
  6. power profile
  7. simulation
  8. smart card

Qualifiers

  • Article

Conference

EMSOFT05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 60 of 203 submissions, 30%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 18 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2019)Exploiting JCVM on Smart Cards Using Forged References in the API CallsSmart Card Research and Advanced Applications10.1007/978-3-030-15462-2_13(186-199)Online publication date: 7-Mar-2019
  • (2017)Logical Attacks on Secured Containers of the Java Card PlatformSmart Card Research and Advanced Applications10.1007/978-3-319-54669-8_8(122-136)Online publication date: 7-Mar-2017
  • (2014)SILKProceedings of the 4th Program Protection and Reverse Engineering Workshop10.1145/2689702.2689706(1-11)Online publication date: 9-Dec-2014
  • (2009)Power profile estimation and compiler-based software optimization for mobile devicesJournal of Embedded Computing10.5555/1664750.16647583:3(231-239)Online publication date: 1-Aug-2009
  • (2008)System level power profile analysis and optimization for smart cards and mobile devicesProceedings of the 2008 ACM symposium on Applied computing10.1145/1363686.1364144(1884-1888)Online publication date: 16-Mar-2008
  • (2007)Automated instruction set characterization and power profile driven software optimization for mobile devicesProceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation10.5555/2391795.2391828(268-277)Online publication date: 3-Sep-2007
  • (2007)Software power peak reduction on smart card systems based on iterative compilingProceedings of the 2007 conference on Emerging direction in embedded and ubiquitous computing10.5555/1780828.1780892(627-637)Online publication date: 17-Dec-2007
  • (2007)Automated Software Power Optimization for Smart Card Systems with Focus on Peak Reduction2007 IEEE/ACS International Conference on Computer Systems and Applications10.1109/AICCSA.2007.370929(506-512)Online publication date: May-2007
  • (2007)Software Power Peak Reduction on Smart Card Systems Based on Iterative CompilingEmerging Directions in Embedded and Ubiquitous Computing10.1007/978-3-540-77090-9_58(627-637)Online publication date: 2007
  • (2007)Automated Instruction Set Characterization and Power Profile Driven Software Optimization for Mobile DevicesIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-74442-9_26(268-277)Online publication date: 2007
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media