The microarchitecture of FPGA-based soft processors

ABSTRACT

As more embedded systems are built using FPGA platforms, there is an increasing need to support processors in FPGAs. One option is the soft processor, a programmable instruction processor implemented in the reconfigurable logic of the FPGA. Commercial soft processors have been widely deployed, and hence we are motivated to understand their microarchitecture. We must re-evaluate microarchiteture in the soft processor context because an FPGA platform is significantly different than an ASIC platform---for example, the relative speed of memory and logic is quite different in the two platforms, as is the area cost. In this paper we present an infrastructure for rapidly generating RTL models of soft processors, as well as a methodology for measuring their area, performance, and power. Using our automatically-generated soft processors we explore the microarchitecture trade-off space including: (i) hardware vs software multiplication support; (ii) shifter implementations; and (iii) pipeline depth, organization, and forwarding. For example, we find that a 3-stage pipeline has better wall-clock-time performance than deeper pipelines, despite lower clock frequency. We also compare our designs to Altera's NiosII commercial soft processor variations and find that our automatically generated designs span the design space while remaining very competitive.

REFERENCES

• 1: Bluespec. http://www.bluespec.com.
• 2: Dhrystone 2.1. http://www.freescale.com.
• 3: LEON SPARC. http://www.gaisler.com.
• 4: MiBench. http://www.eecs.umich.edu/mibench/.
• 5: MINT simulation software. http://www.cs.rochester.edu/u/veenstra/.
• 6: Modelsim. http://www.model.com.
• 7: Nios II. http://www.altera.com/products/ip/processors/nios2.
• 8: Opencores.org. http://www.opencores.org/.
• 9: RATES - A Reconfigurable Architecture TEsting Suite. http://www.eecg.utoronto.ca/~lesley/benchmarks/rates/.
• 10: Stratix II - Design Building Block Performance. http://www.altera.com/products/devices/stratix2/features/architecture/st2-dbb perf.html.
• 11: Stratix II Device Handbook. http://www.altera.com/literature/lit-stx2.jsp.
• 12: XiRisc. http://www.micro.deis.unibo.it/~campi/XiRisc/.
• 13: R. Cliff. Altera Corporation. Private Communication, 2005.
• 14: N. Dave and M. Pellauer. UNUM: A General Microprocessor Framework Using Guarded Atomic Actions. In Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture. IEEE Computer Society, 2005.
• 15: Barry Fagin , John Erickson, DartMIPS: a case study in quantitative analysis of processor design tradeoffs using FPGAs, Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs, p.353-364, July 1994, Oxford, United Kingdom
• 16: M. Gries. Methods for Evaluating and Covering the Design Space during Early Design Development. Technical Report UCB/ERL M03/32, Electronics Research Lab, University of California at Berkeley, August 2003.
• 17: M. Gschwind , D. Maurer, An extendable MIPS-I processor kernel in VHDL for hardware/software co-design, Proceedings of the conference on European design automation, p.548-553, September 1996, Geneva, Switzerland
• 18: International Symposium on High-Performance Computer Architecture. Workshop on Architecture Research using FPGA Platforms, San Francisco, California, 2005.
• 19: M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai. PEAS-III: An ASIP Design Environment, September 2000.
• 20: A. Kejariwal, P. Mishra, J. Astrom, and N. Dutt. HDLGen: Architecture Description Language driven HDL Generation for Pipelined Processors. Technical Report CECS Technical Report 03-04, University of California, Irvine, 2003.
• 21: Akira Kitajima , Makiko Itoh , Jun Sato , Akichika Shiomi , Yoshinori Takeuchi , Masaharu Imai, Effectiveness of the ASIP design system PEAS-III in design of pipelined processors, Proceedings of the 2001 conference on Asia South Pacific design automation, p.649-654, January 2001, Yokohama, Japan [doi>10.1145/370155.370573]
• 22: David Lewis , Elias Ahmed , Gregg Baeckler , Vaughn Betz , Mark Bourgeault , David Cashman , David Galloway , Mike Hutton , Chris Lane , Andy Lee , Paul Leventis , Sandy Marquardt , Cameron McClintock , Ketan Padalia , Bruce Pedersen , Giles Powell , Boris Ratchev , Srinivas Reddy , Jay Schleicher , Kevin Stevens , Richard Yuan , Richard Cliff , Jonathan Rose, The Stratix II logic and routing architecture, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046195]
• 23: David Lewis , Vaughn Betz , David Jefferson , Andy Lee , Chris Lane , Paul Leventis , Sandy Marquardt , Cameron McClintock , Bruce Pedersen , Giles Powell , Srinivas Reddy , Chris Wysocki , Richard Cliff , Jonathan Rose, The stratixπ routing and logic architecture, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611821]
• 24: Andrea Lodi , Mario Toma , Fabio Campi, A pipelined configurable gate array for embedded processors, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611822]
• 25: Paul Metzgen, A high performance 32-bit ALU for programmable logic, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968291]
• 26: P. Metzgen. Optimizing a High-Performance 32-bit Processor for Programmable Logic. In International Symposium on System-on-Chip, 2004.
• 27: K. Morris. Embedded Dilemma. http://www.fpgajournal.com/articles/embedded.htm, November 2003.
• 28: S. Padmanabhan, J. Lockwood, R. Cytron, R. Chamberlain, and J. Fritts. Semi-automatic Microarchitecture Configuration of Soft-Core Systems. In Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture, 2005.
• 29: F. Plavec. Soft-Core Processor Design. Master's thesis, University of Toronto, 2004.
• 30: Oliver Schliebusch , Andreas Hoffmann , Achim Nohl , Gunnar Braun , Heinrich Meyr, Architecture Implementation Using the Machine Description Language LISA, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.239, January 07-11, 2002
• 31: H. Tomiyama, A. Halambi, P. Grun, N. Dutt, and A. Nicolau. Architecture Description Languages for Systems-on-Chip Design. In The Sixth Asia Pacific Conference on Chip Design Language, 1999.
• 32: Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 33: P. Yiannacouras. SPREE. http://www.eecg.utoronto.ca/~yiannac/SPREE/.
• 34: P. Yiannacouras. The Microarchitecture of FPGA-Based Soft Processors. Master's thesis, University of Toronto, In Prep.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Adaptable architectures

General Terms:
Design, Measurement, Performance

Keywords:
ASIP, FPGA, Nios, RTL generation, SPREE, application specic tradeoff, embedded processor, exploration, microarchitecture, pipeline, soft processor