skip to main content
10.1109/ICCAD.2004.1382586acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article

A power aware system level interconnect design methodology for latency-insensitive systems

Published: 07 November 2004 Publication History

Abstract

Latency-insensitive interconnects require first-in-first-out buffers (FIFO) for flow-control and storage. Interconnect delays are not scaling in proportion to the clock period and hence multiple stages of FIFOs will be needed for high performance interconnects. FIFOs in the interconnect are a significant contributor to the total power consumption. In this work, we propose a design methodology to synthesize a low power interconnect channel containing series connected FIFOs for latency-insensitive systems. Our approach is the first to consider and simultaneously optimize the channel clock frequency, voltage and the FIFO sizes to minimize the power consumption. For small problem size, we show that our approach finds solutions which are close to optimal. The power aware interconnect channel synthesis is affected by the system parameters like the data production rate and data consumption rate. The choice of optimal channel clock frequency, voltage and FIFO sizes can lead to power savings as high as 77.7%, 83.6% and 87% for a 3 stage, 4 stage and a 5 stage channel respectively.

References

[1]
{1} V. Agarwal, M. S. Hrishikesh, S. W. Keckler and D. Burger, "Clock rate versus ipc: The end of the road for conventional microarchitectures," IEEE International Symposium on Computer Architecture, 2000.
[2]
{2} I. F. Akyildiz, "Mean Value Analysis for Blocking Queueing Networks," IEEE Transactions on Software Engineering, 1988.
[3]
{3} M. T. Bohr, "Interconnect Scaling - the real limiter to high performance ULSI," Proceedings of IEDM, 1995.
[4]
{4} M. T. Bohr, "Silicon trends and limits for advanced microprocessors," IEEE Communications of the ACM, 1998.
[5]
{5} C. Buyukkoc, "An Approximate Method for Feedforward Queueing Networks with Finite Buffers: A Manufacturing Perspective," IEEE Intl. Conference on Robotics and Automation, 1986.
[6]
{6} L. P. Carloni, K. L. McMillan, A. Saldanha and A.L. Sangiovanni-Vincentelli, "A Methodology for Correct-by-Construction Latency Insensitive Design," ICCAD, 1999.
[7]
{7} V. Chandra, A. Xu, H. Schmit and L. Pileggi, "An Interconnect Channel Design Methodology for High Performance Integrated Circuits," IEEE Design Automation and Test in Europe (DATE), 2004.
[8]
{8} V. Chandra, A. Xu and H. Schmit, "A Low Power Approach to System Level Pipelined Interconnect Design," IEEE/ACM Workshop on System Level Interconnect Prediction (SLIP), 2004.
[9]
{9} T. Chelcea and S. Nowick, "Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols," IEEE Design Automation Conference, 2001.
[10]
{10} P. Cocchini, "Concurrent Flip-Flop and Repeater Insertion for High Performance Integrated Circuits," ICCAD, 2002.
[11]
{11} J. Cong, L. He, K. Y. Khoo, C. K. Koh and Z. Pan, "Interconnect Design for Deep Submicron ICs," IEEE International Conference on Computer-Aided Design, 1997.
[12]
{12} J. Cong, "Challenges and Opportunities for Design Innovations in Nanometer Technologies," SRC Design Sciences Concept Paper, 1997.
[13]
{13} S. Hassoun and C. J. Alpert, "Optimal Buffered Routing Path Constructions for Single and Single and Multiple Clock Domain Systems," IEEE Transactions on Computer-Aided Design, 2003.
[14]
{14} J. L. Hennessy and D. A. Patterson, "Computer Architecture: A Quantitative Approach," Morgan Kaufmann, 1996.
[15]
{15} R. Ho, K. W. Mai and M. Horowitz, "The future of wires," Proceedings of the IEEE, April 2001.
[16]
{16} R. Ho, K. W. Mai, H. Kapadia and M. Horowitz, "Interconnect scaling implications for CAD," IEEE International Conference on Computer-Aided Design, 1999.
[17]
{17} A. Iyer and D. Marculescu, "Power Efficiency of Voltage Scaling in Multiple Clock, Multiple Voltage Cores," ICCAD, 2002.
[18]
{18} P. Kapur, G. Chandra and K. C. Saraswat, "Power Estimation in Global Interconnects and its Reduction Using a Novel Repeater Optimization Methodology," IEEE Design Automation Conference, 2002.
[19]
{19} L. Kleinrock, "Queuing Systems - Volume 1: Theory," John Wiley & Sons, 1975.
[20]
{20} P.M. Kogge, "The Architecture of Pipelined Computers," McGraw-Hill: Advance Computer Science Series, 1981.
[21]
{21} T. Lin, "Ph.D. work in Progress," Dept. of ECE, Carnegie Mellon University, USA.
[22]
{22} R. Lu and C. Koh, "Performance Optimization of Latency Insensitive Systems through Buffer Queue Sizing of Communication Channels," ICCAD, 2003.
[23]
{23} D. Matzke, "Will physical scalability sabotage performance gains," IEEE Computers, 1997.
[24]
{24} K. Nowka et al, "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE Journal of Solid-State Circuits, 2002.
[25]
{25} J. M. Smith and N. Chikhale, "Buffer Allocation for a Class of Nonlinear Stochastic Knapsack Problems," Technical Report, Dept. of Industrial Engg. and Operations Research, Univ. of Massachusetts, Amherst, 1995.

Cited By

View all
  • (2007)Using functional independence conditions to optimize the performance of latency-insensitive systemsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326081(32-39)Online publication date: 5-Nov-2007
  1. A power aware system level interconnect design methodology for latency-insensitive systems

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ICCAD '04: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
    November 2004
    913 pages
    ISBN:0780387023

    Sponsors

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 07 November 2004

    Check for updates

    Qualifiers

    • Article

    Conference

    ICCAD04
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 457 of 1,762 submissions, 26%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 16 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2007)Using functional independence conditions to optimize the performance of latency-insensitive systemsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326081(32-39)Online publication date: 5-Nov-2007

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media