Mango C.-T. Chao
ABSTRACT
A latch-based timing analyzer is an essential tool for developing high-speed pipeline designs. As process variations increasingly influence the timing characteristics of DSM designs, a timing analyzer capable of handling process-induced timing variations for latch-based pipeline designs becomes in demand. In this work, we present a static statistical timing analyzer, STAP, for latch-based pipeline designs. Our analyzer propagates statistical worst-case delays as well as critical probabilities across the pipeline stages. We present an efficient method to handle correlations due to re-convergent fanouts. We also demonstrate the impact of not including the analysis of reconvergent fanouts in latch-based pipeline designs. Comparing to a Monte-Carlo based timing analyzer, our experiments show that STAP can accurately evaluate the critical probability that a design violates the timing constraints under a given statistical timing model. The runtime comparison further demonstrates the efficiency of our STAP.
- {1} K. A. Sakallah, T. N. Mudge, and O. A. Olukotun, Check Tc and min Tc: Timing verification and optimal clocking of synchronous digital circuits, ACM/IEEE International Conference on Computer Aided Design, pp. 552-555, November 1990.Google Scholar
- {2} T. M. Burks, K. A. Sakallah, and T. N. Mudge, Identification of Critical Paths in Circuits with Level-Sensitive Latches, ACM/IEEE International Conference on Computer Aided Design , pp. 137-141, November 1992. Google ScholarDigital Library
- {3} J. Lee, D. T. Tang, and C. K. Wrong, A Timing Analysis Algorithm for Circuits with Level-Sensitive Latches, ACM/IEEE International Conference on Computer Aided Design , pp. 535-543, November 1994. Google ScholarDigital Library
- {4} J.-J. Liou, K.-T. Cheng, and D. Mukherjee, Path Selection For Delay Testing of Deep Sub-micron Devices Using Statistical Performance Sensitivity Analysis, IEEE VLSI Test Symposium , pp. 97-104, April 2000. Google ScholarDigital Library
- {5} J.-J. Liou, A. Krstic, Y.-M. Jiang, and K.-T. Cheng, Path Selection and Pattern Generation for Dynamic Timing Analysis considering power supply noise effects, ACM/IEEE International Conference on Computer Aided Design, pp. 493-496, Nov 2000. Google ScholarDigital Library
- {6} J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, Fast Statistical Timing Analysisby by Probabilistic Event Propagation, ACM/IEEE Design Automation Conference, pp. 661- 666, June 2001. Google ScholarDigital Library
- {7} A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, Statistical Timing Analysis using Bounds, ACM/IEEE Design, Automation and Test in Europe Conference and Exhibition, pp. 62-67, March 2003. Google ScholarDigital Library
- {8} A. Devgan, and C. Kashyap, Block-based Static Timing Analysis with Uncertainty, ACM/IEEE International Conference on Computer Aided Design, pp. 607-614, November 2003. Google ScholarDigital Library
- {9} H. Chang and S. S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations Using A Single PERT-like Traversal, ACM/IEEE International Conference on Computer Aided Design, pp. 621-625, November 2003. Google ScholarDigital Library
- {10} C. Visweswariah, K. Ravindran and K. Kalafala, First-Order Parameterized Block-Based Statistical Timing Analysis, ACM/IEEE workshop on timing issures in the specification and synthesis of digital systems, pp. 17-24, February 2004.Google Scholar
- {11} C.E. Clark, The Greatest of a Finite Set of Random Variables, Operation Research, vol. 9, pp. 85-91, 1961.Google ScholarDigital Library
- {12} Eldo v4.4.x User's Manual. 1996.Google Scholar
Recommendations
Latch modeling for statistical timing analysis
DATE '08: Proceedings of the conference on Design, automation and test in EuropeLatch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new latch delay model in the context of SSTA based on a new perspective of latch ...
Latch-to-Latch Timing Rules
Latch-to-latch timing rules that ensure the proper operation of synchronous systems are presented and analyzed. The rules state bounds on the amount of propagation delay for the combinational logic between consecutive latch pairs in a digital design. If ...
Statistical time borrowing for pulsed-latch circuit designs
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation ConferencePulsed-latch inherits the advantage of latch in less sequencing overhead while taking the advantage of flip-flop in its convenience during timing analysis. Even though this advantage comes from the fact that pulsed-latch uses a short pulse, it is still ...
Comments