Fast and accurate resource estimation of automatically generated custom DFT IP cores

ABSTRACT

This paper presents an equation-based resource utilization model for automatically generated discrete Fourier transform (DFT) soft core IPs. The parameterized DFT IP generator allows a user to make customized tradeoffs between cost and performance and between utilization of different resource classes. The equation-based resource model permits immediate and accurate estimation of resource requirements as the user considers the different generator options. Furthermore, the fast turnaround of the model allows it to be combined with a search algorithm such that the user could query automatically for an optimal design within the stated performance and resource constraints.Following a brief review of the DFT IP generator, this paper presents the development of the equation-based models for estimating slice and hard macro utilizations in the Xilinx Virtex-II Pro FPGA family. The evaluation section shows that an average error of 6.1% is achievable by a model of linear equations that can be evaluated in sub-microseconds. The paper further offers a demonstration of the automatic design exploration capability.

REFERENCES

• 1: Grace Nordin , Peter A. Milder , James C. Hoe , Markus Püschel, Automatic generation of customized discrete fourier transform IPs, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065703]
• 2: Marshall C. Pease, An Adaptation of the Fast Fourier Transform for Parallel Processing, Journal of the ACM (JACM), v.15 n.2, p.252-264, April 1968 [doi>10.1145/321450.321457]
• 3: J. Takala, T. Järvinen, P. Salmela, and D. Akopian. Multi-port interconnection networks for radix-r algorithms. In Proc. IEEE Intl. Conf. Acoustics, Speech, Signal Processing, 2001.
• 4: Spiral DFT IP generator. www.spiral.net/hardware/dftgen.html.
• 5: Xilinx, Inc. Xilinx Virtex-II Pro Platform FPGA Data Sheet, June 2005.
• 6: Carlo Brandolese , William Fornaciari , Fabio Salice, An area estimation methodology for FPGA based designs at systemc-level, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996606]
• 7: Dhananjay Kulkarni , Walid A. Najjar , Robert Rinker , Fadi J. Kurdahi, Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.239, September 22-24, 2002
• 8: S. Bilavarn, G. Gogniat, and J. L. Phillipe. Area time power estimation for FPGA based designs at a behavioral level. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits, and Systems, 2000.
• 9: Min Xu , Fadi Kurdahi, Area and Timing Estimation for Lookup Table Based FPGAs, Proceedings of the 1996 European conference on Design and Test, p.151, March 11-14, 1996
• 10: A. Nayak , M. Haldar , A. Choudhary , P. Banerjee, Accurate Area and Delay Estimators for FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.862, March 04-08, 2002
• 11: Per Bjuréus , Mikael Millberg , Axel Jantsch, FPGA resource and timing estimation from Matlab execution traces, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774797]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Automatic synthesis

General Terms:
Algorithms, Design

Keywords:
FPGA resource estimation, IP, design generator, discrete fourier transform