Cited By
View all- Park SKim T(2014)Edge layer embedding algorithm for mitigating on-package variation in 3D clock tree synthesisIntegration10.1016/j.vlsi.2013.12.00547:4(476-486)Online publication date: Sep-2014
- Guthaus MWilke G(2014)Variability-Aware Clock DesignCircuit Design for Reliability10.1007/978-1-4614-4078-9_12(255-272)Online publication date: 16-Oct-2014
- Rakai LFarshidi ABehjat LWestwick DKoh CSze C(2013)Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizesProceedings of the 2013 ACM International symposium on Physical Design10.1145/2451916.2451956(154-161)Online publication date: 24-Mar-2013
- Show More Cited By