A high-performance platform-based SoC for information security

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A high-performance platform-based SoC for information security

Full text

Pdf (218 KB)

Source

with EDA Technofair Design Automation Conference Asia and South Pacific archive
Proceedings of the 2006 conference on Asia South Pacific design automation table of contents

Yokohama, Japan

SESSION: University design contest table of contents

Pages: 122 - 123

Year of Publication: 2006

ISBN:0-7803-9451-8

Authors

Min Wu	Fudan University, Shanghai, China
Xiaoyang Zeng	Fudan University, Shanghai, China
Jun Han	Fudan University, Shanghai, China
Yongyi Wu	Fudan University, Shanghai, China
Yibo Fan	Fudan University, Shanghai, China

Sponsors

: IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS : Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IPSJ SIG-SLDM : Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 16, Citation Count: 1

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTex EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1118299.1118337 What is a DOI?

ABSTRACT

A platform-based SoC named as Firebird is presented in this paper, which is used for the applications of information security. Several design aspects, which includes the embedded 32-bit RISC CPU and AMBA controller, the reconfigurable and scalable public-key crypto-coprocessor, high-performance TRNG and several low-power schemes, make Firebird very efficient for the client-end applications of information security. Also the test results of this prototype chip indicate that Firebird can work with all these features efficiently, and has some obvious advantages over other designs in the literatures.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	W. Kim, S. Kim, et al., A Platform-Based SoC Design of a 32-Bit Smart Card, ETRI Journal, Vol.25, No.6, Dec. 2003, PP.510--516.
	2	Q. Liu, F. Ma, D. Tong, et al., A regular Parallel RSA Processor, IEEE MWSCAS 2004, July 25-July 28, 2004, Japan, PP. III467--III470.
	3	Jin-Hua Hong , Cheng-Wen Wu, Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.474-484, June 2003 [doi>10.1109/TVLSI.2003.812308]
	4	Ming-Cheng Sun , Chih-Pin Su , Chih-Tsun Huang , Cheng-Wen Wu, Design of a scalable RSA and ECC crypto-processor, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119874]
	5	Akashi Satoh , Y. Kobayashi , H. Niijima , Nobuyuki Ooba , Seiji Munetoh , S. Sone, A High-Speed Small RSA Encryption LSI with Low Power Dissipation, Proceedings of the First International Workshop on Information Security, p.174-187, September 17-19, 1997
	6	André Vandemeulebroecke , Etienne Vanzieleghem , Paul G. A. Jespers , Tony Denayer, A single chip 1024 bits RSA processor, Proceedings of the workshop on the theory and application of cryptographic techniques on Advances in cryptology, p.219-236, November 1990, Houthalen, Belgium