Cited By
View all- Yici Cai Chao Deng Qiang Zhou Hailong Yao Feifei Niu Sze C(2015)Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer InsertionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.230017423:1(142-155)Online publication date: Jan-2015
- Moiseev KKolodny AWimer SMoiseev KKolodny AWimer S(2014)Net-by-Net Wire OptimizationMulti-Net Optimization of VLSI Interconnect10.1007/978-1-4614-0821-5_5(43-61)Online publication date: 16-Oct-2014
- Xing Wei Wai-Chung Tang Yi Diao Yu-Liang Wu (2012)ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells17th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2012.6165006(511-516)Online publication date: Jan-2012
- Show More Cited By