Article

SASIMI: sparsity-aware simulation of interconnect-dominated circuits with non-linear devices

Authors:

Stephen Cauley,

Venkataramanan BalakrishnanAuthors Info & Claims

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

Pages 422 - 427

https://doi.org/10.1145/1118299.1118402

Published: 24 January 2006 Publication History

Abstract

We present a technique for the fast and accurate simulation of large-scale VLSI interconnects with nonlinear devices, called SASIMI. The numerical efficiency of this technique is realized through linear-algebraic techniques that exploit the sparsity and structure of the matrices that are encountered in VLSI structures. Numerical results show that SASIMI is up to 1400 times as fast as commercial-grade SPICE, for moderate-size circuits, with little sacrifice in simulation accuracy.

References

[1]

U. M. Ascher and L. R. Petzold. Computer Methods for Ordinary Differential Equations and Differential-Algebraic Equations. SIAM, 1998.

Digital Library

[2]

M. Beattie and L. Pileggi. Modeling magnetic coupling for on-chip interconnect. In Proc. Design Automation Conf, pages 335--340, 2001.

Digital Library

[3]

T. H. Chen, C. Luk, H. Kim, and C. C.-P. Chen. INDUCTWISE: Inductance-wise interconnect simulator and extractor. In Proc. Int. Conf. on Computer Aided Design, pages 215--220, 2002.

Digital Library

[4]

T.-H. Chen, J.-L. Tsai, C. C.-P. Chen, and T. Karnik. HISIM: Hierarchical interconnect-centric circuit simulator. In Proc. Int. Conf. on Computer Aided Design, pages 489--496 2004.

Digital Library

[5]

A. Devgan, H. Ji, and W. Dai. How to efficiently capture on-chip inductance effects: Introducing a new circuit element K. In Proc. Int. Conf. on Computer Aided Design, pages 150--155, 2000.

Digital Library

[6]

G. H. Golub and C. F. Van Loan. Matrix Computations. John Hopkins University Press, 1996.

[7]

J. Jain, C.-K. Koh, and V. Balakrishnan. Fast simulation of VLSI interconnects. In Proc. Int. Conf. on Computer Aided Design, pages 93--98, 2004.

Digital Library

[8]

H. Ji, Q. Yu, and W. Dai. SPICE compatible circuit models for partial reluctance K. In Proc. Asia South Pacific Design Automation Conf., pages 786--791, 2004.

Digital Library

[9]

T. Lin, M. W. Beaftie, and L. T. Pileggi. On the efficacy of simplified 2D on-chip inductance. In Proc. Design Automation Conf, pages 757--762, 2002.

Digital Library

[10]

R. Nabben. Decay rates of the inverses of nonsymmetric tridiagonal and band matrices. SIAM Journal on Matrix Analasis and Applications, 20(3):820--837, May 1999.

Digital Library

[11]

L. W. Nagel. SPICE2: A computer program to simulate semiconductor circuits. Technical report, U.C. Berkeley, ERL Memo ERL-M520, 1975.

[12]

A Pacelli. A local circuit topology for inductive parasitics. In Proc. Int. Conf. on Computer Aided Design, pages 208--214, 2002.

Digital Library

[13]

Y. Saad and M. Schultz. GMRES: A generalized minimal residual algorithm for solving non-symmetric linear systems. SIAM Journal on Scientific Computing, pages 856--869, 1986.

Digital Library

[14]

M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw. Hierarchical analysis of power distribution networks. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 159--168, February 2002.

Digital Library

[15]

H. Zheng, B. Krauter, M. Beattie, and L. Pileggi. Window-based susceptance models for large scale RLC circuit analyses. In Proc. Design Automation and Test in Europe Conf., pages 628--633, 2002.

Digital Library

[16]

G. Zhong, C.-K. Koh, and K. Roy. On-chip interconnect modeling by wire duplication. In Proc. Int. Conf. on Computer Aided Design, pages 341--346, 2002.

Digital Library

Cited By

TANJI Y(2015)Fast Transient Simulation of Large Scale RLC Networks Including Nonlinear Elements with SPICE Level AccuracyIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E98.A.1067E98.A:5(1067-1076)Online publication date: 2015
https://doi.org/10.1587/transfun.E98.A.1067
Tanji Y(2010)Fast simulation of interconnects with nonlinear loads using woodbury's formulaProceedings of 2010 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2010.5537088(2590-2593)Online publication date: May-2010
https://doi.org/10.1109/ISCAS.2010.5537088
Huang JKoh CCauley S(2009)Logic and circuit simulationElectronic Design Automation10.1016/B978-0-12-374364-0.50015-1(449-512)Online publication date: 2009
https://doi.org/10.1016/B978-0-12-374364-0.50015-1
Show More Cited By

Index Terms

SASIMI: sparsity-aware simulation of interconnect-dominated circuits with non-linear devices
1. Hardware

Recommendations

Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design

This work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Impact of channel length, gate insulator thickness, gate insulator material, and temperature on the performance of nanoscale FETs

Aggressive technology scaling as per Moore's law has led to elevated power dissipation levels owing to an exponential increase in subthreshold leakage power. Short channel effects (SCEs) due to channel length reduction, gate insulator thickness change, ...
Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)

In this paper we examined the short channel behavior of junction less tunnel field effect transistor (JLTFET) and a comparison was made with the conventional MOSFET on the basis of variability of device parameter. The JLTFET is a heavily doped ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

January 2006

998 pages

ISBN:0780394518

General Chair:
Fumiyasu Hirose
Cadence Design Systems, Japan

Sponsors

IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IPSJ SIG-SLDM: Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

IEEE Press

Publication History

Published: 24 January 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
133
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

TANJI Y(2015)Fast Transient Simulation of Large Scale RLC Networks Including Nonlinear Elements with SPICE Level AccuracyIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E98.A.1067E98.A:5(1067-1076)Online publication date: 2015
Tanji Y(2010)Fast simulation of interconnects with nonlinear loads using woodbury's formulaProceedings of 2010 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2010.5537088(2590-2593)Online publication date: May-2010
Huang JKoh CCauley S(2009)Logic and circuit simulationElectronic Design Automation10.1016/B978-0-12-374364-0.50015-1(449-512)Online publication date: 2009
(2009)Electronic Design AutomationundefinedOnline publication date: 11-Mar-2009

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten