Cited By
View all- Iyer SVaisband B(2022)Heterogeneous Integration at ScaleAdvances in Semiconductor Technologies10.1002/9781119869610.ch1(1-24)Online publication date: 30-Sep-2022
- Yuan KPan DChang YHu J(2011)E-beam lithography stencil planning and optimization with overlapped charactersProceedings of the 2011 international symposium on Physical design10.1145/1960397.1960433(151-158)Online publication date: 27-Mar-2011
- Carloni LKahng AMuddu SPinto ASamadi KSharma PKyung CChoi KHa S(2008)Interconnect modeling for improved system-level design optimizationProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356868(258-264)Online publication date: 21-Jan-2008