Jiping Liu
ABSTRACT
In this paper, we propose a new FPGA switch box design style --- the extended switch boxes. An extended switch box is multi-level in nature. It consists of a kernel and extension(s) connected to the kernel, while many conventional switch boxes only consist of the kernel part and are referred to as single-level switch boxes. We show that with a much reduced total number of manufactured switches in the chip, this new design has a guaranteed complete mappability from any global routing to a feasible detailed routing of the entire FPGA chip. The interesting results seem to open a new avenue for designing FPGA routing structures.
- M. J. Alexander and Gabriel Robins, "New Performance FPGA Routing Algorithms," Proceedings DAC, pp. 562--567. 1995. Google Scholar
Digital Library
- S. Brown, R. J. Francise, J. Rose and Z. G. Vranesic, Field-Programmable Gate arrays, Kluwer-Academic Publisher, Boston MA, 1992.Google ScholarDigital Library
- S. Brown, J. Rose and Z. G. Vranesic, "A detailed router for Field-Programmable Gate Arrays", IEEE Trans. on Computer-Aided Design, 11:620 -- 628, May 1992.Google Scholar
- Y. W. Chang, D. F. Wong and C. K. Wong, "Universal switch modules for FPGA design", ACM Trans. on Design Automation of Electronic Systems, 1(1):80--101, January 1996. Google ScholarDigital Library
- H. Fan, J. Liu Technique for FPGA Switch Box Designs, to appear.Google Scholar
- H. Fan, J. Liu, Y. L. Wu and C. C. Cheung. "On Optimum Switch Box Designs for 2D FPGAs". Proc. IEEE/ACM Design Automation Conference (DAC), p. 203 -- 208, June 2001. Google ScholarDigital Library
- Y. S. Lee and Allen C. H. Wu, "A Performance and Routability Driven Router for FPGAs Considering Path Delays," Proceedings DAC, pp. 557--561, 1995. Google ScholarDigital Library
- J. F. Pan, Y. L. Wu, C. K. Wong and G. Yan, "On the Optimal Four-Way Switch Box Routing Structures of FPGA Greedy Routing Architectures," Integration, the VLSI Journal. Vol. 25, pp. 137--159, 1998. Google ScholarDigital Library
- Y. L. Wu and D. Chang, "On NP-Completeness of 2-D FPGA Routing Architectures and a Novel Solution," Proceedings of International Conference on Computer-Aided-Design 1994, pp. 362--366. Google ScholarDigital Library
- Y. L. Wu, D. Chang, M. Marek-Sadowska and S. Tsukiyama, "Not Necessarily More Switches More Routability", Proc. ASP-DAC, 1997, pp. 579--584.Google Scholar
- Y. L. Wu, and M. Marek-Sadowska, "Routing for Array Type FPGAs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 5, pp. 506--518, May 1997. Google ScholarDigital Library
- Y. L. Wu, M. Tsukiyama and M. Marek-Sadowska, "Graph based analysis of 2-D FPGA routing," IEEE Trans. Comput. Aided Des. 15(1)(1996) 33--44. Google ScholarDigital Library
Recommendations
Augmented disjoint switch boxes for FPGAs
WISICT '05: Proceedings of the 4th international symposium on Information and communication technologiesDisjoint switch boxes have been used in island-style Field Programmable Gate Arrays (FPGAs) such as Xilinx series FPGAs. However, a disjoint switch box is neither hyper-universal (routable for every set of multi-pin net routing requirements, nor ...
Routability-Driven FPGA Placement Contest
ISPD '16: Proceedings of the 2016 on International Symposium on Physical DesignThe advances of FPGA technology and increasing size of FPGA designs pose great challenges on FPGA design tools. Deep research on FPGA physical design problems is paramount to improve industrial tools. This contest is the first ISPD contest on FPGA CAD ...
Interlaced switch boxes placement for three-dimensional FPGA architecture design
Three-dimensional (3D) field programmable gate array (FPGA) has evoked significant interest in wire-length reduction for routing requirement. However, the complex design of the 3D switch boxes will limit the performance improvement and suffer from the ...
Comments