An integrated performance and power model for superscalar processor designs

ABSTRACT

On current superscalar processors, performance and power issues cannot be decoupled for designers. Extensive simulations are usually required to meet both power and performance constraints. This paper describes an integrated performance and power analytical model. The model's performance and power results are in good agreement with detailed simulations, previous models and physically measured results. For designers, the model enables quick and flexible explorations into a subset of even entire huge parameter space of more than 15 workload and architectural parameters plus leakage power, feature sizes, clock and voltage.

REFERENCES

• 1: Fadi A. Aloul , Soha Hassoun , Karem A. Sakallah , David Blaauw, Robust SAT-Based Search Algorithm for Leakage Power Reduction, Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, p.167-177, September 11-13, 2002
• 2: T. Austin, D. Burger, G. Sohi, M. Franklin, S. Breach, and K. Skadron. The simplescalar architectural research tool set. In Available online, http://www.cs.wisc.edu/mscalar/simplescalar.html, 1998.
• 3: David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000 [doi>10.1109/40.888701 ]
• 4: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 5: J. F. Cantin and M. D. Hill. Cache performance for spec cpu2000 benchmarks, version 3.0. In Available online, http://www.cs.wisc.edu/multifacet/misc/spec2000cache-data/, 2004.
• 6: Thomas M. Conte , Mark C. Toburen , Kishore N. Menezes , Sumedh W. Sathaye, System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.2, p.129-137, April 2000 [doi>10.1109/92.831433 ]
• 7: K. Khouri and N. Jha. Leakage power analysis and reduction during behavioral synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(6):876--885, December 2002.
• 8: Y. Pyun, C. Park, and S. Choi. The effect of instruction window on the performance of superscalar processors. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, E81A(6):1036--1044, June 1998.
• 9: Viji Srinivasan , David Brooks , Michael Gschwind , Pradip Bose , Victor Zyuban , Philip N. Strenski , Philip G. Emma, Optimizing pipelines for power and performance, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 10: J. Sulstyo and D. S. Ha. A new characterization method for delay and power dissipation of standard library cells. VLSI Design, 15(3):667--678, 2002.
• 11: Sun. Ultrasparc III Cu processor. In Available online, http://www.sun.com/processors/UltraSPARCIII/DS00101USIIICu0902.pdf. Sun Microsystems, 2001.
• 12: D. Sylvester, W. Jiang, and K. Keutzer. Bacpac - Berkeley Advanced Chip Performance Calculator. In Available online, http://www.eecs.umich.edu/ dennis/bacpac/, 1998.
• 13: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 14: N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
• 15: Y. Zhu , W. F. Wong, Sensitivity analysis of a superscalar processor model, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.109-118, January 01, 2002, Melbourne, Victoria, Australia