Evaluation of on-chip transmission line interconnect using wire length distribution

ABSTRACT

On-chip transmission-line interconnect has been proposed to reduce delay time and power consumption. The transmission line is used to replace long RC interconnects. This paper proposes the methodology to replace RC lines with transmission lines, which are estimated with Wire Length Distribution (WLD). Advantages of on-chip transmission line are discussed from the view point of delay time and power consumption.

REFERENCES

• 1: S. Gomi, K. Nakamura, H. Ito, K. Okada, and K. Masu, "Differential Transmission Line Interconnect for High Speed and Low Power Global Wiring," Proc. IEEE Custom Integrated Circuits Conference, pp. 325--328, 2004.
• 2: H. Ito, K. Nakamura, K. Okada and K. Masu, "High Density Differential Transmission Line Structure on Si USLI", IEICE Transactions on Electronics, Vol. E87-C, No. 6, pp. 942--948, June 2004.
• 3: J. A. Davis, V. K. De, and J. D. Meindl, "A Stochastic Wire Length Distribution for Gigascale Integration (GSI): Part I: Derivation and Validation," IEEE Trans. on Electron Devices, Vol. 45, No. 3, pp. 580--589, 1998.
• 4: H. B. Bakoglu, "Circuits, Intreconnections, and Packaging for VLSI." Reading. MA: Addision-Wesley, 1990.
• 5: S. Wong, T. G. Lee, D. Ma, and C. Chao, "An Empirical Three-Dimensional Crossover Capacitance Model for Multilevel Interconnect VLSI Circuits," IEEE Trans Semiconductor Manufacturing, vol. 13, no. 2, pp. 219--227, May 2000.
• 6: C. K. Cheng, J. Lillis, S. Lin, and N. Chang, "Interconnect Analysis and Synthesis," A Wiley-Interscience Publication., 2000.