skip to main content
10.1145/1120725.1120842acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Placement with symmetry constraints for analog layout design using TCG-S

Published: 18 January 2005 Publication History

Abstract

In order to handle device matching for analog circuits, some pairs of modules need to be placed symmetrically with respect to a common axis. In this paper, we deal with the module placement with symmetry constraints for analog design using the Transitive Closure Graph-Sequence (TCG-S) representation. Since the geometric relationships of modules are transparent to TCG-S and its induced operations, TCG-S has better flexibility than previous works in dealing with symmetry constraints. We first propose the necessary and sufficient conditions of TCG-S for symmetry modules. Then, we propose a polynomial-time packing algorithm for a TCG-S with symmetry constraints. Experimental results show that the TCG-S based algorithm results in the best area utilization.

References

[1]
Y.-C. Chang, et al, "B*-trees: A New Representation for Non-Slicing Floorplans," Proc. DAC, pp. 458--463, 2000.
[2]
F. Balasa and K. Lampaert, "Symmetry Within the Sequence-Pair Representation in the Context of Placement for Analog Design," IEEE TCAD, vol. 19, no. 7, 721--731, July 2000.
[3]
F. Balasa, "Modeling Non-Slicing Floorplans with Binary Trees," ICCAD, 2000.
[4]
F. Balasa, et al, "Efficient solution space exploration based on segment trees in analog placement for analog placement with sysmetry constraints," ICCAD, pp. 497--502, 2002.
[5]
J. Cohn, et al, "KOAN/ANAGRAMII: New Tools for Device-Level Analog Layout," IEEE J. Solid-State Circuits, vol 26., PP. 330--342, Mar. 1991.
[6]
P.-N. Guo, et al, "An O-Tree Representation of Non-Slicing Floorplan and Its Applications," Proc. DAC, pp. 268--273, 1999.
[7]
D. W. Jepsen and C. D. Gellat Jr., "Macro Placement by Monte Carlo Annealing," Proc. ICCD, pp. 495--485, Nov. 1983.
[8]
S. Kirkpatrick, et al, "Optimization by Simulated Annealing," Science, vol. 220, no. 4598, May 13, 1983, pp. 671--680.
[9]
K. Lampaert, et al, "A Performance-Driven Placement Tool for Analog Integrated Circuits," IEEE J. Solid-State Circuits, vol. 30, pp. 773--780, July 1995.
[10]
E. Lawler, Combinatorial Optimization: Networks and Matroids, Holt, Rinehart, and Winston, 1976.
[11]
J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal Coupling of P*-admissible Representations for General Floorplans," IEEE Trans. Computer-Aided Design, Vol. 24, No. 6, June 2004.
[12]
E. Malavasi, et al, "Automation of IC Layout with Analog Constraints," IEEE TCAD, vol. 15, pp. 923--942, Aug. 1996.
[13]
H. Murata, et al, "Rectangle-Packing Based Module Placement," Proc. ICCAD, pp. 472--479, 1995.
[14]
Y. Pang, et al, "Block Placement with Symmetry Constraints based on thee O-tree Non-Slicing Representation," Proc. DAC, pp. 464--467, 2000.

Cited By

View all
  • (2022)CAD for Analog/Mixed‐Signal Integrated CircuitsAdvances in Semiconductor Technologies10.1002/9781119869610.ch3(43-60)Online publication date: 30-Sep-2022
  • (2020)Effective analog/mixed-signal circuit placement considering system signal flowProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415625(1-9)Online publication date: 2-Nov-2020
  • (2018)WB-treesProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196137(1-6)Online publication date: 24-Jun-2018
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
January 2005
1495 pages
ISBN:0780387376
DOI:10.1145/1120725
  • General Chair:
  • Ting-Ao Tang
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ASPDAC05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)8
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2022)CAD for Analog/Mixed‐Signal Integrated CircuitsAdvances in Semiconductor Technologies10.1002/9781119869610.ch3(43-60)Online publication date: 30-Sep-2022
  • (2020)Effective analog/mixed-signal circuit placement considering system signal flowProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415625(1-9)Online publication date: 2-Nov-2020
  • (2018)WB-treesProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196137(1-6)Online publication date: 24-Jun-2018
  • (2017)Revisiting Routability-Driven Placement for Analog and Mixed-Signal CircuitsACM Transactions on Design Automation of Electronic Systems10.1145/313184923:2(1-17)Online publication date: 5-Oct-2017
  • (2016)SWARM: A Self-Organization Approach for Layout Automation in Analog IC DesignInternational Journal of Electronics and Electrical Engineering10.18178/ijeee.4.5.374-385(374-385)Online publication date: 2016
  • (2016)QB-treesProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898074(1-6)Online publication date: 5-Jun-2016
  • (2016)State-of-the-Art on Analog Layout AutomationAnalog Integrated Circuit Design Automation10.1007/978-3-319-34060-9_2(11-41)Online publication date: 21-Jul-2016
  • (2015)Multi-objective optimization of analog integrated circuit placement hierarchy in absolute coordinatesExpert Systems with Applications: An International Journal10.1016/j.eswa.2015.08.02042:23(9137-9151)Online publication date: 15-Dec-2015
  • (2014)Regularity-constrained floorplanning for multi-core processorsIntegration, the VLSI Journal10.1016/j.vlsi.2013.05.00247:1(86-95)Online publication date: 1-Jan-2014
  • (2013)Double patterning lithography-aware analog placementProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488738(1-6)Online publication date: 29-May-2013
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media