Article

Speed and voltage selection for GALS systems based on voltage/frequency islands

Authors:

Koushik Niyogi,

Diana MarculescuAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 292 - 297

https://doi.org/10.1145/1120725.1120852

Published: 18 January 2005 Publication History

Abstract

Due to increasing clock speeds and shrinking technologies, distributing a single global clock signal throughout a chip is becoming a difficult and challenging proposition. In this paper, we address the problem of energy optimal local speed and voltage selection in frequency/voltage island based systems under given performance constraints. Our results show that static voltage and speed assignment can achieve up to 42% savings in total energy for various media and signal processing applications, while application specific dynamic approaches provide up to 44% energy savings in the case of MPEG-2 encoder application, when compared to a single clocked system architecture.

References

[1]

D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. W. Cohn. Managing power and performance for system-on-chip designs using volatge islands. Proceedings of IEEE/ACM International Conference on Computer Aided Design, November 2002.

Digital Library

[2]

IBM Blue Logic Cu-08 voltage islands. http://www.ibm.com/chips/products/asics/products/v_island.html.

[3]

Lars S. Nielson, Cees Niessen, Jens Spars, and Kees Van Berkel. Low-power operation using self timed circuits and adaptive scaling of the supply voltage. IEEE Transactions on Very large Scale Integration (VLSI) Systems, 2(4):391--397, December 1994.

Digital Library

[4]

J. Muttersbach, T. Villiger, and W. Fichtner. Practical design of globally asynchronous locally synchronous systems. Proceedings of International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000.

Digital Library

[5]

T. Chelcea and S. M. Nowick. A low latency fifo for mixed-clock systems. Proceedings of IEEE Computer Society Workshop on VLSI, April 2000.

Digital Library

[6]

Ali Dasdan. Rate Analysis of Embedded Systems. PhD thesis, University of Illinois at Urbana Champagne, 1998.

[7]

J. Adam Butts and Gurindar Sohi. A static power model for architects. Proceedings of International Symposium on Microarchitecture, December 2000.

Digital Library

[8]

C. Hu. Devices and Technology Impact on Low Power Electronics, Low Power Design Methodolgies. Kluwer Academic Publishers, 1996.

[9]

A. Sinha and A. Chandrakasan. Dynamic voltage scaling using adaptive filtering of workload traces. Proceedings of International Conference of VLSI Design, January 2001.

Digital Library

[10]

Myrmigki cycle accurate simulator. www.myrmigki.org.

[11]

ARM Developer Suite. http://www.arm.com/products/DevTools/ADS.html.

[12]

D. M. Chapiro. Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University, 1984.

Digital Library

[13]

G. Qu, D. Kirovski, M. Potkonjak, and M. B. Srivastava. Energy minimization of system pipelines using multiple voltages. Proceedings of IEEE International Symposium on Circuits and Systems, May 1999.

[14]

Anoop Iyer and Diana Marculescu. Power efficiency of voltage scaling in multiple clock, multiple voltage cores. Proceedings of IEEE/ACM International Conference on Computer Aided Design, November 2002.

Digital Library

[15]

Jiong Luo and Niraj Jha. Static and dynamic variable voltage scheduling algorithms for real time heterogenous distributed embedded systems. Proceedings of IEEE/ACM International Conference on Computer Aided Design, November 2000.

Digital Library

[16]

A. Chandrakasan, V. Gutnik, and T. Xanthopolous. Data driven signal processing: An approach for energy efficient computing. Proceedings of International Symposium on Low Power Electronics and Design, August 1996.

Digital Library

[17]

LS Peh and Niraj K. Jha. Simultaneous dynamic voltage scaling of processors and communication links in real time distributed embedded systems. Proceedings of IEEE Design Automation and Test in Europe, March 2003.

Digital Library

[18]

Y. V. Dhillon, A. U. Diril, A. Chatterjee, and H. S. Lee. Algorithm for achieving minimum energy consumption in cmos circuits using mutiple supply and threshold voltages at the module level. Proceedings of IEEE/ACM International Conference on Computer Aided Design, November 2003.

Digital Library

Cited By

Kozhikkottu VVenkatesan RRaghunathan ADey S(2016)Emulation-Based Analysis of System-on-Chip Performance Under VariationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.255124324:12(3401-3414)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2551243
Chafi PMoradi MRahmanikia NNoori H(2015)A platform for dynamic thermal management of FPGA-based soft-core processors via Dynamic Frequency Scaling2015 23rd Iranian Conference on Electrical Engineering10.1109/IranianCEE.2015.7146375(1093-1097)Online publication date: May-2015
https://doi.org/10.1109/IranianCEE.2015.7146375
Murray JLu TWettin PPande PShirazi B(2014)Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/260007410:4(1-27)Online publication date: 2-Jun-2014
https://dl.acm.org/doi/10.1145/2600074
Show More Cited By

Speed and voltage selection for GALS systems based on voltage/frequency islands
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
2. Hardware

Recommendations

NoC topology synthesis for supporting shutdown of voltage islands in SoCs
DAC '09: Proceedings of the 46th Annual Design Automation Conference

In many Systems on Chips (SoCs), the cores are clustered in to voltage islands. When cores in an island are unused, the entire island can be shutdown to reduce the leakage power consumption. However, today, the interconnect architecture is a bottleneck ...
Hardware based frequency/voltage control of voltage frequency island systems
CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis

The ability to do fine grain power management via local voltage selection has shown much promise via the use of Voltage/Frequency Islands (VFIs). VFI-based designs combine the advantages of using fine-grain speed and voltage control for reducing energy ...
Coordinated power management of voltage islands in CMPs
SIGMETRICS '10: Proceedings of the ACM SIGMETRICS international conference on Measurement and modeling of computer systems

Multiple clock domain architectures have recently been proposed to alleviate the power problem in CMPs by having different frequency/voltage values assigned to each domain based on workload requirements. However, accurate allocation of power to these ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE SSCS Shanghai Chapter
IEEE Beijing Section
SIGDA: ACM Special Interest Group on Design Automation
Fudan University
IEEE CAS
Chinese Institute of Electronics
Shanghai IC Industry Association

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

33
Total Citations
View Citations
288
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kozhikkottu VVenkatesan RRaghunathan ADey S(2016)Emulation-Based Analysis of System-on-Chip Performance Under VariationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.255124324:12(3401-3414)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2551243
Chafi PMoradi MRahmanikia NNoori H(2015)A platform for dynamic thermal management of FPGA-based soft-core processors via Dynamic Frequency Scaling2015 23rd Iranian Conference on Electrical Engineering10.1109/IranianCEE.2015.7146375(1093-1097)Online publication date: May-2015
https://doi.org/10.1109/IranianCEE.2015.7146375
Murray JLu TWettin PPande PShirazi B(2014)Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/260007410:4(1-27)Online publication date: 2-Jun-2014
https://dl.acm.org/doi/10.1145/2600074
He XLi SLiu YHu XYang HMacii E(2013)Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applicationsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485526(992-995)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485526
Wettin PMurray JPande PShirazi BGanguly AMacii E(2013)Energy-efficient multicore chip design through cross-layer approachProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485465(725-730)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485465
Tembey PGavrilovska ASchwan K(2013)inTuneProceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems10.1145/2524211.2524213(1-16)Online publication date: 3-Nov-2013
https://dl.acm.org/doi/10.1145/2524211.2524213
Zhan JStoimenov NOuyang JThiele LNarayanan VXie Y(2013)Designing energy-efficient NoC for real-time embedded systems through slack optimizationProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488780(1-6)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488780
Rahmani ALiljeberg PPlosila JTenhunen H(2013)Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-ChipMicroprocessors and Microsystems10.1016/j.micpro.2012.07.00337:4-5(432-445)Online publication date: Jun-2013
https://doi.org/10.1016/j.micpro.2012.07.003
Mahabadi AZahedi SKhonsari A(2013)Reliable energy-aware application mapping and voltage-frequency island partitioning for GALS-based NoCJournal of Computer and System Sciences10.1016/j.jcss.2012.09.00679:4(457-474)Online publication date: 1-Jun-2013
https://dl.acm.org/doi/10.1016/j.jcss.2012.09.006
Murray JLu TPande PShirazi B(2013)Sustainable DVFS-Enabled Multi-Core Architectures with On-Chip Wireless LinksGreen and Sustainable Computing: Part II10.1016/B978-0-12-407725-6.00003-4(125-158)Online publication date: 2013
https://doi.org/10.1016/B978-0-12-407725-6.00003-4
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten