Register-transfer level functional scan for hierarchical designs

ABSTRACT

This paper discusses the potential benefits of inserting scan chains (SCs) in hierarchical designs at the register-transfer level (RTL) of design abstraction. Using new algorithms for functional scan chain design, it is shown how tight timing constraints for design-for-test (DFT) planning at RTL can improve the performance of a circuit, when compared to its gate level counterpart, without any loss in testability.

REFERENCES

• 1: SCU-RTL Benchmarks. Santa Clara University, Santa Clara, CA 95053.
• 2: Toshiharu Asaka , Masaaki Yoshida , Subhrajit Bhattacharya , Sujit Dey, H-SCAN+: A Practical Low-Overhead RTL Design-for-Testability Technique for Industrial Designs, Proceedings of the IEEE International Test Conference, p.265-274, November 03-05, 1997
• 3: S. Bhattacharya , S. Dey, H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.74, April 28-May 01, 1996
• 4: Yu Huang , Chien-Chung Tsai , Neelanjan Mukherjee , Omer Samman , Dan Devries , Wu-Tung Cheng , Sudhakar M. Reddy, On RTL scan design, Proceedings of the IEEE International Test Conference 2001, p.728-737, October 30-November 01, 2001
• 5: K. Jaramillo and S. Meiyappan. 10 tips for successful scan design: Part two. EDN, pages 67--75, February 2000.
• 6: Ho Fai Ko , Nicola Nicolici, Functional Scan Chain Design at RTL for Skewed-Load Delay Fault Testing, Proceedings of the 13th Asian Test Symposium (ATS'04), p.454-459, November 15-17, 2004 [doi>10.1109/ATS.2004.47]
• 7: R. B. Norwood , E. J. McCluskey, Synthesis-for-scan and scan chain ordering, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.87, April 28-May 01, 1996
• 8: Robert B. Norwood , Edward J. McCluskey, High-Level Synthesis for Orthogonal Scan, Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), p.370, April 27-May 01, 1997
• 9: Kenneth D. Wagner, Robust Scan-Based Logic Test in VDSM Technologies, Computer, v.32 n.11, p.66-74, November 1999 [doi>10.1109/2.803644 ]