ACM Home Page
Please provide us with feedback. Feedback
An efficient deblocking filter architecture with 2-dimensional parallel memory for H.264/AVC
Full text PdfPdf (554 KB)
Source with EDA Technofair Design Automation Conference Asia and South Pacific archive
Proceedings of the 2005 conference on Asia South Pacific design automation table of contents
Shanghai, China
SESSION: DSP table of contents
Pages: 623 - 626  
Year of Publication: 2005
ISBN:0-7803-8737-6
Authors
Lingfeng Li  Waseda University, Kitakyushu, Japan
Satoshi Goto  Waseda University, Kitakyushu, Japan
Takeshi Ikenaga  Waseda University, Kitakyushu, Japan
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: Shanghai IC Industry Association
: IEEE SSCS Shanghai Chapter
: IEEE CAS
: IEEE Beijing Section
: Fudan University
: Chinese Institute of Electronics
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 48,   Citation Count: 2
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1120725.1120978
What is a DOI?

ABSTRACT

In this paper, we present an efficient architecture for deblocking filter in H.264/AVC. A novel 2-dimensional parallel memory scheme is employed in order to achieve highly efficient parallel access in both horizontal and vertical directions. By using this parallel memory scheme, we also eliminate the need for a transpose circuit. Our design is implemented under 0.35μm technology. Synthesis results show that the equivalent gate count is only 9.35K (not including SRAMs) when the maximum frequency is 100MHz.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Joint Video Team, "Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC", JVTG050, May 2003.
 
2
T. Wiegand, G. J. Sullivan, G. Bjntegaard, and A. Luthra, "Overview of the H.264/AVC video coding standard", IEEE Trans. on Circuits Syst. Video Technol., vol.13, no.7 pp.560--576, July 2003.
 
3
J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wedi, "Video coding with H.264/AVC: tools, performance, and complexity", IEEE Mag. on Circuits and Syst., vol. 4, pp. 7--28, First quarter 2004.
 
4
P. List, A. Joch, J. Lainema, G. Bjntegaard, and M. Karczewicz, "Adaptive deblocking filter", IEEE Trans. on Circuits Syst. Video Technol., vol. 13, no.7 pp. 614--619, July 2003.
 
5
K. Denolf, C. Blanch, G. Lafruit and J. Bormans, "Initial memory complexity analysis of the AVC codec", IEEE Workshop on Signal Processing Systems (SIPS '02), pp.222--227, 16--18 Oct 2002.
 
6
M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.264/AVC Baseline Profile Decoder Complexity Analysis", IEEE Trans. on Circuits and Syst. Video Technol., vol. 13, no.7, pp.704--716, July 2003.
 
7
Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, and L. G. Chen, "Architecture design for deblocking filter in H.264/JVT/AVC", Proc. on IEEE ICME 2003, vol. 1, pp.693--696, July 2003.
 
8
M. Sima, Y. h. Zhou, and W. Zhang, "An efficient architecture for adaptive deblocking filter of H.264/AVC video coding", IEEE Trans. on Consumer Electronics, vol.50, pp.292--296, Feb 2004.

Collaborative Colleagues:
Lingfeng Li: colleagues
Satoshi Goto: colleagues
Takeshi Ikenaga: colleagues