A perturbation-aware noise convergence methodology for high frequency microprocessors

ABSTRACT

We present a practical flow that automates the process of analyzing noise failures and determining and implementing the most appropriate design fixes in high performance designs. For each noise problem, the flow implicitly identifies the most sensitive relevant electrical parameter(s) which it then maps to a physical solution that minimizes design perturbation. Integrated with standard physical synthesis, it was used extensively in a high volume 90 nm multi-GHz microprocessor project.

REFERENCES

• 1: Gal, L., On-chip crosstalk -- The new signal integrity challenge, CICC, pp. 12.1.1--12.1.4, 1995.
• 2: Saxena, P., and Gupta, S., On integrating power and signal routing for shield count minimization in congested regions, IEEE Trans. CAD 22(4), pp. 437--445, Apr. 2003.
• 3: Saxena, P., and Liu, C. L., A postprocessing algorithm for crosstalk-driven wire perturbation, in IEEE Trans. CAD 19(6), pp. 691--702, June 2000.
• 4: Desmond A. Kirkpatrick , Alberto L. Sangiovanni-Vincentelli, Techniques for crosstalk avoidance in the physical design of high-performance digital systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.616-619, November 06-10, 1994, San Jose, California, United States
• 5: Iris Hui-Ru Jiang , Song-Ra Pan , Yao-Wen Chang , Jing-Yang Jou, Optimal reliable crosstalk-driven interconnect optimization, Proceedings of the 2000 international symposium on Physical design, p.128-133, May 2000, San Diego, California, United States [doi>10.1145/332357.332388]
• 6: Xiao, T. and Marek-Sadowska, M., Crosstalk reduction by transistor sizing, ASPDAC, pp. 137--140, 1999.
• 7: Charles J. Alpert , Anirudh Devgan , Stephen T. Quay, Buffer insertion for noise and delay optimization, Proceedings of the 35th annual conference on Design automation, p.362-367, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277145]
• 8: Kay, R., and Rutenbar, R. A., Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient interger programming solution, IEEE Trans. CAD 20(5), pp. 672--679, May 2001.
• 9: Kahng, A. B., and Sarrafzadeh, M., Modern physical design: Algorithm, technology, methodology, ICCAD Tutorial, 1999.
• 10: M. Becer , V. Zolotov , D. Blaauw , R. Panda , I. Hajj, Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model, Proceedings of the conference on Design, automation and test in Europe, p.456, March 04-08, 2002
• 11: Jason Cong , David Zhigang Pan , Prasanna V. Srinivas, Improved crosstalk modeling for noise constrained interconnect optimization, Proceedings of the 2001 conference on Asia South Pacific design automation, p.373-378, January 2001, Yokohama, Japan [doi>10.1145/370155.370414]
• 12: Murat Becer , Ravi Vaidyanathan , Chanhee Oh , Rajendran Panda, Signal integrity management in an SoC physical design flow, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640011]
• 13: Roberts, B. D., Method of calculating interconnect noise due to cross capacitance in the presence of line resistance, Patent pending.