skip to main content
10.1145/1120725.1121023acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

An 11-bit 160-MS/s 1.35-V 10-mW D/A converter using automated device sizing system

Published: 18 January 2005 Publication History

Abstract

This paper describes an automated device sizing system for current-steering D/A converters (DACs) and an 11-bit 160-MS/s DAC implemented using this system. Based on an analysis of harmonic distortion (or spurious) of the DAC, a circuit technique named One-Vgs Switching has been newly developed for realizing high spurious free dynamic range (SFDR). The automated device sizing system has also been developed for quick retargeting of the current-steering DAC. The 11-bit 160-MS/s DAC has been designed using this system and fabricated in a 0.18-μm technology. It operates at 1.35-V power supply with 10-mW power consumption, 1.6-Vppd output swing, and 61-dB SFDR at fsig=10.2 MHz. Its active area is 0.22 mm2.

References

[1]
Y. Cong and R. L. Geiger, "A 1.5-V 14-Bit 100-MS/s self-calibrated DAC," IEEE J. Solid-State Circuits, Vol. 38, No. 12, pp. 2051--2060, Dec. 2003.
[2]
C. H. Lin and K. Bult, "A 10-b 500-Msamples/s CMOS DAC in 0.6 mm2," IEEE J. Solid-State Circuits, Vol. 33, No. 12, pp. 1948--1958, Dec. 1998.
[3]
M. Hershenson, "Design of pipeline analog-to-digital converters via geometric programming," Proc. of the ACM/IEEE ICCAD, pp. 318--325, 2002.
[4]
M. J. Krasnicki, R. Phelps, J. R. Hellums, M. McClung, R. A. Rutenbar, and L. R. Carley, "ASF: A practical simulation-based methodology for the synthesis of custom analog circuits," Proc. of the ACM/IEEE ICCAD, pp. 350--357, 2001.
[5]
Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, Vol. 26, No. 4, pp. 637--642, April 1991.
[6]
T. Chen and G. Gielen, "Analysis of the dynamic SFDR property of high-accuracy current steering D/A converters," Proc. of ISCAS, pp. I.973--I.976, May 2003.
[7]
H. Kohno, Y. Nakamura, A. Kondo, H. Amishiro, T. Miki, and Y. Yazawa, "A 350-MS/s 3.3-V 8-bit CMOS D/A converter using a delayed driving scheme," Proc. IEEE CICC, pp. 211--214, May 1995.
[8]
J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, Vol. 33, No. 12, pp. 1959--1969, Dec. 1998.
[9]
A. Bosch, M. Steyaert, and W. Sansen, "An accurate statistical yield model for CMOS current-steering D/A converters," Proc. of ISCAS, pp. IV.105-IV.108, May 2000.
[10]
A. Bosch, M. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters," Proc. IEEE ICECS, pp. I.193-I.196, Sept. 1999.
  1. An 11-bit 160-MS/s 1.35-V 10-mW D/A converter using automated device sizing system

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
    January 2005
    1495 pages
    ISBN:0780387376
    DOI:10.1145/1120725
    • General Chair:
    • Ting-Ao Tang
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 18 January 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    ASPDAC05
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 466 of 1,454 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 155
      Total Downloads
    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media