An 11-bit 160-MS/s 1.35-V 10-mW D/A converter using automated device sizing system
Abstract
References
- An 11-bit 160-MS/s 1.35-V 10-mW D/A converter using automated device sizing system
Recommendations
A 24.5 mW, 10-bit, 50 MS/sec CMOS pipelined analogue-to-digital converter
This paper presents the design of a low-power, medium-resolution, high-speed pipelined analogue-to-digital converter (ADC). A low-power front-end track-and-hold amplifier (THA) is realised to reduce sampling time uncertainty error. The paper also ...
A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
This paper presents a 10-bit 40-MS/s pipelined analog-to-digital converter (ADC) in a 0.13-μm CMOS process for subsampling applications. A simplified opamp-sharing scheme between two successive pipelined stages is proposed to reduce the power ...
10-bit 30-MS/s SAR ADC using a switchback switching method
This brief presents a 10-bit 30-MS/s successive-approximation-register analog-to-digital converter (ADC) that uses a power efficient switchback switching method. With respect to the monotonic switching method, the input common-mode voltage variation ...
Comments
Information & Contributors
Information
Published In
Sponsors
- IEEE SSCS Shanghai Chapter
- IEEE Beijing Section
- SIGDA: ACM Special Interest Group on Design Automation
- Fudan University
- IEEE CAS
- Chinese Institute of Electronics
- Shanghai IC Industry Association
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 155Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in